Analog Devices Inc. LTC7061EMSE#PBF
- Part No.:
- LTC7061EMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 12-TSSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC7061EMSE#PBF.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 12MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC7061EMSE#PBF from Analog Devices is a 100V half-bridge gate driver IC for dual N-channel MOSFETs, featuring independent floating grounds (SW and BGRTN), adjustable dead-time via external resistor, 0.8Ω pull-down / 1.5Ω pull-up drive strength, and adaptive shoot-through protection. It operates with VCC = 5–14V and supports gate driver supplies up to 14V referenced to SW or BGRTN, enabling robust control in high-noise industrial DC/DC converters.
For engineers reviewing the LTC7061EMSE#PBF datasheet, LTC7061EMSE#PBF pinout, LTC7061EMSE#PBF application, or LTC7061EMSE#PBF equivalent, key selection criteria include its ±10V ground difference tolerance, programmable 32–250 ns dead-time, TTL/CMOS-compatible inputs with internal 1 MΩ pull-downs, open-drain FLT fault flag with 100 µs delay, and thermal shutdown at ~180°C junction temperature.
Technical Context
The LTC7061EMSE#PBF implements symmetric floating-level shifters for both high-side (BST–SW) and low-side (BGVCC–BGRTN) drivers, each with independent UVLO monitoring (3.4V threshold, 0.3V hysteresis). Its logic inputs (TOPIN/BOTIN) feature fixed VIH = 1.75V and VIL = 0.5V thresholds with hysteresis to suppress noise-induced false triggering during fast switch-node transients.
Adaptive shoot-through protection enforces sequencing: bottom MOSFET turn-on is blocked until top MOSFET VGS falls below threshold, and vice versa-without requiring external timing circuitry. Dead-time is set by a single resistor (RDT) from DT to SGND, yielding 32 ns (RDT = 0 Ω) to 250 ns (RDT open), with linear scaling per RDT × 0.44 ns/kΩ + 32 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Max | 100V input voltage rating independent of VCC; enables direct use in 48V/60V bus systems without level-shifting. |
| VCC Range | 5V to 14V operation; internal 4.5V bias rail ensures stable logic core performance across supply variation. |
| Driver RUP/RDOWN | 1.5Ω pull-up / 0.8Ω pull-down (at 10V supply); delivers ~3A peak pull-up and ~6A peak pull-down current for fast MOSFET switching. |
| Dead-Time Range | 32 ns to 250 ns, externally adjustable via RDT; prevents cross-conduction in hard-switched half-bridges up to 1 MHz. |
| Ground Tolerance | ±10V differential between SW/SGND and BGRTN/SGND; maintains reliable operation under high dV/dt noise in motor drives and telecom PSUs. |
| FLT Response | Open-drain fault output pulled low on VCC UVLO/OVLO, BST-SW or BGVCC-BGRTN UVLO, or thermal shutdown; includes 100 µs blanking delay. |
| Temp Range | –40°C to +125°C junction (E-grade); qualified per AEC-Q100 automotive stress test requirements (in progress). |
Pinout & Package
Package: 12-lead plastic MSOP with exposed pad (Pin 13 = SGND), θJA = 40°C/W. Exposed pad must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TOPIN | High-side logic input | TTL/CMOS-compatible; 1.75V VIH / 0.5V VIL; internal 1 MΩ pull-down holds TG low when un-driven. |
| BOTIN | Low-side logic input | Identical threshold and pull-down to TOPIN; enables independent PWM or three-state control. |
| FLT | Fault indicator output | Open-drain N-MOS; pulls to SGND on VCC, BST-SW, or BGVCC-BGRTN UVLO, or thermal shutdown. |
| DT | Dead-time programming | Resistor-to-SGND sets propagation delay (32–250 ns) between complementary driver transitions. |
| VCC | IC bias supply | Powers internal logic; generates 4.5V rail; independent of floating supplies; UVLO at 4.3V (falling). |
| BST | Top-driver bootstrap supply | Provides gate drive voltage for TG output relative to SW; UVLO at 3.4V (BST–SW). |
| TG | Top-gate driver output | Drives N-MOS gate between BST and SW; 1.5Ω pull-up / 0.8Ω pull-down; rise/fall time ≤18 ns (3.3 nF load). |
| SW | Top-driver return / switch node | Kelvin-connected to top MOSFET source; withstands –10V to +100V vs SGND; reference for BST and TG. |
| BGVCC | Bottom-driver supply | Provides gate drive voltage for BG output relative to BGRTN; UVLO at 3.4V (BGVCC–BGRTN). |
| BG | Bottom-gate driver output | Drives N-MOS gate between BGVCC and BGRTN; identical drive strength and timing to TG. |
| BGRTN | Bottom-driver return | Kelvin-connected to bottom MOSFET source; withstands –10V to +100V vs SGND; reference for BGVCC and BG. |
| SGND | Chip ground / thermal pad | Reference for VCC, DT, FLT, TOPIN, BOTIN; exposed pad (Pin 13) must be soldered to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Symmetric floating architecture | Independent BST–SW and BGVCC–BGRTN domains enable true isolated half-bridge control with ±10V ground offset tolerance. |
| Adjustable dead-time | Single RDT resistor sets precise 32–250 ns delay between complementary outputs-critical for ZVS/ZCS resonant topologies. |
| Adaptive shoot-through protection | Hardware-enforced sequencing prevents simultaneous conduction without software or external logic, improving reliability in high-voltage converters. |
| Robust fault reporting | Integrated open-drain FLT pin signals all critical faults (VCC, floating supply UVLO, thermal shutdown) with built-in 100 µs debounce. |
| Thermally enhanced MSOP | 12-lead MSOP with exposed SGND pad achieves 40°C/W θJA, supporting continuous 150°C junction operation in compact layouts. |
Applications
| Industrial Motor Drives | Telecom DC/DC Converters |
|---|---|
Use Scenario: Driving high-side/low-side N-MOSFETs in 48V BLDC inverter stages with fast dV/dt (>50 V/ns) and ground bounce. IC Role / Device Role / Timing Role: Half-bridge gate driver providing independent floating references, adaptive shoot-through guard, and 32 ns minimum dead-time for 20–100 kHz PWM. Use Value: Eliminates need for discrete level-shifters and external dead-time circuits while maintaining >98% efficiency at full load due to 0.8Ω pull-down strength. |
Use Scenario: Controlling synchronous rectification in isolated 48V-to-12V telecom PSUs operating at 300–500 kHz with tight regulation. IC Role / Device Role / Timing Role: High-speed gate driver with <18 ns rise/fall times and programmable dead-time to minimize body-diode conduction loss in SiC MOSFETs. Use Value: Enables >96% peak efficiency by reducing switching losses through precise gate timing and strong 6A peak pull-down current. |
| Automotive On-Board Chargers | Server PSU Half-Bridge Stages |
Use Scenario: Driving 100V N-MOSFETs in bidirectional AC/DC OBC PFC and DC/DC stages meeting AEC-Q100 Grade 1 requirements. IC Role / Device Role / Timing Role: Automotive-qualified gate driver with –40°C to +125°C operation, VCC OVLO (14.6V), and fault-flag reporting for system diagnostics. Use Value: Supports functional safety compliance (ASIL-B ready) via integrated UVLO/OVLO, thermal shutdown, and fault pin with 100 µs delay. |
Use Scenario: Controlling high-current half-bridge power stages in 48V server PSUs using paralleled 60V MOSFETs with >10 nC total QG. IC Role / Device Role / Timing Role: Dual-channel driver with 1.5Ω/0.8Ω drive strength and 3.3 nF load capability to ensure sub-20 ns edge rates across multiple paralleled devices. Use Value: Reduces gate-drive loop inductance sensitivity and improves EMI margin by eliminating external gate resistors in high-frequency designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS21844SPbF | Fixed 680 ns dead-time; no adjustable DT pin; lower max VBS = 600V but only 20V VCC range; no open-drain FLT. | Best suited for cost-sensitive 100–200 kHz inverters where dead-time is fixed and fault reporting is handled externally. | Select IRS21844SPbF only if design requires integrated bootstrap diode and fixed dead-time suffices; not suitable for <32 ns or programmable timing needs. |
| LM5109BMAX/NOPB | No floating ground tolerance (requires common GND); 1.8Ω/1.3Ω drive strength; no adaptive shoot-through; VCC UVLO only (no BST/BGVCC monitoring). | Targeted at low-noise, low-voltage (<60V) buck/boost converters where ground separation is not required. | Choose LM5109BMAX/NOPB for simpler, lower-cost 12–24V systems without high dV/dt or ground isolation demands. |
Compared with IRS21844SPbF and LM5109BMAX/NOPB, the LTC7061EMSE#PBF uniquely combines ±10V ground offset tolerance, fully adjustable dead-time, independent floating supply UVLO, and adaptive shoot-through-making it the only option among the three qualified for high-reliability 100V industrial and automotive half-bridge applications requiring noise immunity and precise timing control.
Availability
LTC7061EMSE#PBF is available at Aetrix Electronics and suitable for industrial motor drives, telecom DC/DC converters, and automotive on-board chargers requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned qualification.
Supply support for LTC7061EMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and power management markets.
The LTC7061 belongs to Analog Devices' high-voltage gate driver product line, engineered specifically for noise-immune, high-reliability half-bridge control in 48V–100V power systems including EV charging, telecom infrastructure, and industrial motor control.
FAQ
What is the maximum allowable voltage difference between SW and SGND for the LTC7061EMSE#PBF?
The LTC7061EMSE#PBF supports a voltage range of –10V to +100V between SW and SGND, enabling operation in high-dV/dt environments such as motor drives and telecom PSUs where ground bounce exceeds ±5V. This specification is verified per Absolute Maximum Ratings and confirmed in the Electrical Characteristics table under "SW, BGRTN" entry.
Does the LTC7061EMSE#PBF require external bootstrap diodes for the BST and BGVCC supplies?
Yes-the LTC7061EMSE#PBF does not integrate bootstrap diodes. External Schottky diodes must be used to charge the BST and BGVCC capacitors from VCC. The datasheet specifies typical values (e.g., 0.1 µF CB) and recommends low-forward-voltage, fast-recovery diodes placed close to the IC to minimize loop inductance and ensure reliable bootstrapping.
How is dead-time adjusted on the LTC7061EMSE#PBF, and what is the minimum achievable value?
Dead-time on the LTC7061EMSE#PBF is set by connecting a resistor (RDT) from the DT pin to SGND. With RDT = 0 Ω, the minimum dead-time is 32 ns. The relationship follows Dead-Time = RDT × 0.44 ns/kΩ + 32 ns, validated across 0–100 kΩ in Figure 2 of the datasheet. An open DT pin yields ~250 ns.
What fault conditions trigger the FLT pin on the LTC7061EMSE#PBF?
The FLT pin on the LTC7061EMSE#PBF is pulled low during VCC UVLO (≤4.3V) or OVLO (≥14.6V), BST–SW UVLO (≤3.4V), BGVCC–BGRTN UVLO (≤3.4V), or thermal shutdown (~180°C). After fault clearance, FLT returns high after a fixed 100 µs internal delay, as specified in the Fault Flag section of the datasheet.
Is the LTC7061EMSE#PBF pin-compatible with other members of the LTC706x family, such as the LTC7060 or LTC7062?
No-the LTC7061EMSE#PBF is not pin-compatible with LTC7060 or LTC7062. While all share the same 12-lead MSOP package, pin functions differ significantly: LTC7060 uses three-state inputs and lacks DT pin; LTC7062 omits shoot-through protection and has different input logic. Pin mapping must be verified per device datasheet-no drop-in replacement is supported.
LTC7061EMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 12-TSSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- -
- Driven Configuration:
- Half-Bridge
- Channel Type:
- -
- Number of Drivers:
- -
- Gate Type:
- -
- Voltage - Supply:
- 5V ~ 14V
- Logic Voltage - VIL, VIH:
- -
- Current - Peak Output (Source, Sink):
- -
- Input Type:
- -
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-MSOP-EP
LTC7061EMSE#PBF FAQ
1.How can I place an order for LTC7061EMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC7061EMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC7061EMSE#PBF reliable?
The price and inventory of LTC7061EMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC7061EMSE#PBF is usually 5 days.
3.What payment methods are accepted for LTC7061EMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC7061EMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC7061EMSE#PBF?
LTC7061EMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC7061EMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC7061EMSE#PBF?
For technical support, including LTC7061EMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC7061EMSE#PBF requirements.
6.How does Aetrix verify that LTC7061EMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC7061EMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC7061EMSE#PBF meets industry standards.
7.What is the process for return or replacement of LTC7061EMSE#PBF?
All LTC7061EMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC7061EMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC7061EMSE#PBF part is unused and in its original packaging.
Return procedure for LTC7061EMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC7061EMSE#PBF Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

