STMicroelectronics M74HC259B1R
- Part No.:
- M74HC259B1R
- Manufacturer:
- STMicroelectronics
- Category:
- Latches
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
M74HC259B1R.pdf
- Description:
- IC LATCH 8BIT ADDRESSABLE 16-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,244
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HC259B1R from STMicroelectronics is a high-speed CMOS 8-bit addressable latch with active-low enable and conditional clear, operating from 2 V to 6 V supply. It features 3 address inputs (A/B/C), single data input (D), 8 independent latch outputs (Q0–Q7), and delivers tPD = 20 ns (typ.) at VCC = 6 V, ICC ≤ 4 µA (max.) at 25 °C, and symmetrical output drive of ±4 mA (min.). It is used in digital control logic for selective memory storage in industrial I/O expanders and programmable logic interfaces.
For engineers reviewing the M74HC259B1R datasheet, M74HC259B1R pinout, M74HC259B1R application, or M74HC259B1R equivalent, this device serves as an address-selectable storage element with demultiplexer functionality, requiring precise timing validation for ENABLE and CLEAR pulse widths, setup/hold timing on address/data lines, and voltage-level compatibility across 2–6 V operation.
Technical Context
The M74HC259B1R implements a 3-to-8 address decoder combined with eight individually addressable D-type latches. Its logic enables data capture on the rising edge of ENABLE (active low), while CLEAR (active low) conditionally resets all latches - fully when ENABLE is high, or only unaddressed latches when ENABLE is low.
All inputs include ESD protection (HBM: 1.5 kV, CDM: 1 kV), and outputs exhibit balanced propagation delays (tPLH ≈ tPHL) and symmetrical impedance (|IOH| = IOL ≥ 4 mA). The device operates across -55 °C to +125 °C and supports both SO16 and TSSOP16 packages with automotive-grade variants available.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - ensures interoperability with 3.3 V and 5 V logic families without level-shifting. |
| Propagation Delay (DATA→Q) | 15 ns (typ.) at VCC = 6 V - enables reliable operation up to ~30 MHz clock-equivalent systems. |
| Output Drive Strength | ±4 mA (min.) - sufficient to directly drive TTL loads or multiple CMOS inputs without buffering. |
| Quiescent Current | 4 µA (max.) at TA = 25 °C - supports ultra-low-power standby modes in battery-backed control circuits. |
| Input Noise Immunity | VNIH/VNIL ≥ 28 % VCC - provides robust noise rejection in electrically noisy industrial environments. |
| Minimum ENABLE Pulse Width | 6 ns (min.) at VCC = 6 V - defines shortest controllable latch-enable window for high-speed sequencing. |
Pinout & Package
Package: SO16 (Small Outline Integrated Circuit, 16-pin, 1.27 mm pitch, body width 3.9 mm). Compliant with JEDEC MS-012, RoHS and ECOPACK® standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A, B, C | 3-bit binary address inputs selecting one of eight latch outputs (Q0–Q7) for data loading. |
| 4–7, 9–12 | Q0 to Q7 | Eight independent CMOS latch outputs; only the addressed output updates on ENABLE edge; others retain state. |
| 13 | D | Single data input propagated to the selected latch output when ENABLE is asserted. |
| 14 | ENABLE | Active-low enable controlling latch update; rising edge captures D into addressed latch; high disables all updates. |
| 15 | CLEAR | Active-low conditional reset: clears all latches if ENABLE = high; clears only unaddressed latches if ENABLE = low. |
| 8 | GND | Ground reference for all internal circuitry and I/O; must be low-impedance connection for noise immunity. |
| 16 | VCC | Positive supply rail (2–6 V); powers internal logic and output drivers; requires local decoupling (≤100 nF). |
Key Features
| Feature | Design Value |
|---|---|
| Addressable Latch + Decoder Integration | Combines 3-to-8 decoding and eight D-latches in one IC - eliminates need for external decoder logic in I/O expansion designs. |
| Conditional Clear Functionality | Enables simultaneous global reset or selective reset + data load in one cycle - critical for glitch-free state initialization in PLC modules. |
| High Noise Immunity | VNIH/VNIL ≥ 28 % VCC ensures stable operation in industrial settings with >100 mV ground bounce or EFT transients. |
| Wide Supply Range Compatibility | 2–6 V operation allows direct interface with legacy 5 V systems and modern 3.3 V microcontrollers without voltage translation. |
| ESD-Robust Inputs | HBM: 1.5 kV, CDM: 1 kV - meets IEC 61000-4-2 Level 3 requirements for board-level ESD resilience. |
Applications
| Industrial I/O Expansion | Programmable Logic Controller (PLC) Output Modules |
|---|---|
|
Use Scenario: Adding discrete digital output capability to microcontroller-based control boards via parallel bus interface. IC Role / Device Role / Timing Role: Addressable latch storing per-channel ON/OFF states under microcontroller address/data bus control. Use Value: Enables 8-channel output expansion using only 4 control lines (A/B/C/ENABLE), reducing GPIO count and simplifying firmware bit-banging. |
Use Scenario: Driving relay coils or indicator LEDs in modular PLC backplanes with deterministic update timing. IC Role / Device Role / Timing Role: Latch holding final output state until next scan cycle; CLEAR synchronizes all outputs to safe state during fault recovery. Use Value: Guarantees atomic output updates and failsafe reset - prevents partial channel activation during power-up or watchdog timeout. |
| Test Equipment Signal Routing | Legacy Bus Interface Adapters |
|
Use Scenario: Selecting one of eight test signal paths in automated test fixtures controlled by FPGA or MCU. IC Role / Device Role / Timing Role: Demultiplexer routing stimulus signals to DUT pins; latched state holds path selection between commands. Use Value: Eliminates mechanical relay wear and reduces switching time vs. analog switches - improves test throughput and repeatability. |
Use Scenario: Bridging 8-bit ISA or parallel printer port signals to modern embedded controllers with limited GPIO. IC Role / Device Role / Timing Role: Parallel data latch capturing host writes and presenting stable outputs to peripheral logic or optocouplers. Use Value: Provides clean, debounced, and level-shifted outputs compatible with 5 V TTL peripherals while powered from 3.3 V MCU rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar addressable latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC259N | Same logic function and pinout; rated for -40 °C to +85 °C only; no automotive qualification. | Limited to commercial/industrial ambient; lacks AEC-Q100 screening for automotive use cases. | Select when cost sensitivity outweighs extended temperature or automotive reliability requirements. |
| 74LVX259M | Lower VCC range (2.0–3.6 V); higher speed (tPD = 10 ns typ. at 3.3 V); lower drive (±2.6 mA). | Optimized for 3.3 V-only systems; insufficient for mixed 5 V/3.3 V interfacing without level shifters. | Prefer for battery-powered 3.3 V designs where power efficiency and speed outweigh voltage flexibility. |
Compared with SN74HC259N and 74LVX259M, the M74HC259B1R uniquely supports full -55 °C to +125 °C operation with AEC-Q100-compliant variants, maintains 2–6 V compatibility for legacy system integration, and delivers stronger output drive for direct TTL loading - making it optimal for ruggedized industrial and automotive-adjacent control modules.
Availability
M74HC259B1R is available at Aetrix Electronics and suitable for industrial I/O expansion, programmable logic controller (PLC) output modules, test equipment signal routing, and legacy bus interface adapters requiring stable component supply across extended temperature ranges.
Supply support for M74HC259B1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The M74HC259 belongs to ST's high-reliability HC logic family, engineered for robust performance in harsh environments - emphasizing wide voltage tolerance, noise immunity, and extended temperature operation for industrial control and automation systems.
FAQ
What is the maximum clock frequency supported by M74HC259B1R?
The M74HC259B1R does not operate on a clock signal but responds to edge-triggered ENABLE pulses. Its minimum ENABLE pulse width is 6 ns at VCC = 6 V, supporting effective update rates up to ~80 MHz in ideal conditions. Real-world maximum rate depends on address/data setup/hold times (e.g., tS(D) = 3 ns min. at 6 V) and PCB layout-induced skew.
Can M74HC259B1R drive LEDs directly?
Yes - each output can sink or source up to 4 mA (min.) continuously. At VCC = 5 V, driving a typical red LED (VF ≈ 1.8 V) with a 470 Ω series resistor draws ~6.8 mA, exceeding absolute max ratings. Safe direct drive requires limiting current to ≤4 mA (e.g., 820 Ω resistor), or using external transistors for higher-current loads.
How does the CLEAR input behave when ENABLE is low?
When ENABLE is low, CLEAR performs selective reset: only the unaddressed latches are cleared to logic low; the addressed latch follows the D input. This enables simultaneous data loading and background reset - e.g., updating one channel while zeroing others in a single bus transaction.
Is M74HC259B1R pin-compatible with older 74LS259 devices?
Yes - it is pin- and function-compatible with the 74 series 259 family, including 74LS259 and 74ALS259. However, M74HC259B1R uses CMOS input thresholds (VIH ≥ 3.15 V at VCC = 4.5 V) versus TTL thresholds (VIH ≥ 2.0 V), so direct replacement requires verifying driving source logic levels meet HC input specifications.
M74HC259B1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type, Addressable
- Circuit:
- 1:8
- Output Type:
- Standard
- Voltage - Supply:
- 2V ~ 6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 15ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
M74HC259B1R FAQ
1.How can I place an order for M74HC259B1R through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HC259B1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HC259B1R reliable?
The price and inventory of M74HC259B1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HC259B1R is usually 5 days.
3.What payment methods are accepted for M74HC259B1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HC259B1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HC259B1R?
M74HC259B1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HC259B1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HC259B1R?
For technical support, including M74HC259B1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HC259B1R requirements.
6.How does Aetrix verify that M74HC259B1R is sourced from the original manufacturer or authorized distributors?
All M74HC259B1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HC259B1R meets industry standards.
7.What is the process for return or replacement of M74HC259B1R?
All M74HC259B1R units undergo pre-shipment inspection (PSI). If there is an issue with M74HC259B1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HC259B1R part is unused and in its original packaging.
Return procedure for M74HC259B1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HC259B1R Tags

-
SN74HC573APWR
Texas Instruments

-
SN74HC573ADWR
Texas Instruments

-
SN74AHC573PWR
Texas Instruments

-
SN74HCT573DWR
Texas Instruments

-
SN74HC373N
Texas Instruments

-
SN74HC573AN
Texas Instruments

-
74VHC573MTCX
onsemi

-
MC74LCX573DTR2G
onsemi

-
74AUP1G373GW,125
Nexperia USA Inc.

-
SN74LVC1G373DCKR
Texas Instruments

-
SN74LVC1G373DBVR
Texas Instruments

-
NC7SZ373P6X
onsemi
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

