My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX5982AETE+T
- Part No.:
- MAX5982AETE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX5982AETE+T.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX5982AETE+T from Analog Devices is an IEEE 802.3af/at-compliant powered device (PD) interface controller with integrated 70W isolation MOSFET, 182mA inrush current limit, 1900mA normal operating current limit, and 100V absolute maximum input rating. It enables PoE-powered IP phones, security cameras, and wireless access nodes to safely negotiate power classification, manage wall-adapter switchover, and maintain MPS during ultra-low-power sleep.
For engineers reviewing the MAX5982AETE+T datasheet, MAX5982AETE+T pinout, MAX5982AETE+T application, or MAX5982AETE+T equivalent, key selection criteria include 2-event classification support, dual sleep modes with LED driver, thermal shutdown at +150°C, and TQFN-16 package compatibility with PoE midspan/PSE systems requiring robust inrush control and auxiliary power detection.
Technical Context
The MAX5982AETE+T implements a two-stage PoE power-up sequence: first enforcing ≤182mA inrush current until RTN voltage stabilizes near VSS, then switching to 1700–2100mA operational current limit. Its UVLO features 35.4V turn-on threshold with 4.2V hysteresis and 30–120µs deglitch time to reject cable-resistive drop artifacts.
It supports IEEE 802.3at Type 2 classification via mark/reset event detection (10.7V mark threshold, 3.8V reset threshold), latches 2EC output for PSE identification, and integrates a programmable LED driver (250Hz, 25% duty cycle, 10–20mA amplitude set by RSL) active only in sleep/ULP modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | Operates from 35.4V to 60V; 100V absolute max withstand protects against PoE transients. |
| Inrush Current Limit | ≤182mA during initial turn-on; prevents DC-DC converter overload before RTN stabilizes. |
| Normal Operation Current Limit | 1700–2100mA; sustains up to 70W PD load after inrush completes. |
| Classification Support | IEEE 802.3af/at Classes 0–5; uses external RCLS to set precise classification current per Table 1. |
| Sleep Modes | Two configurable states: normal sleep (PG low, LED pulsing) and ultra-low-power sleep (MPS maintained, <0.55mA IQ). |
| Thermal Protection | Shuts down isolation MOSFET at +150°C junction; resumes via controlled inrush at +120°C. |
| Package | 16-pin 5mm × 5mm TQFN; exposed pad soldered to VSS plane for θJA = 35°C/W thermal performance. |
Pinout & Package
MAX5982AETE+T is housed in a thermally enhanced 16-pin, 5mm × 5mm TQFN package with exposed pad (EP) connected externally to VSS. Pin 1 is top-left corner (notch-marked); EP must be soldered to a large copper ground plane for optimal power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 2) | Positive supply input | Connects to PoE input rail; requires ≥68nF bypass capacitor to VSS for UVLO stability. |
| DET (Pin 3) | Detection resistor input | Pulls low during detection mode; accepts 24.9kΩ signature resistor to VDD for IEEE-compliant ΔV/ΔI measurement. |
| RTN (Pins 7,8) | Drain of integrated isolation MOSFET | Connects to downstream DC-DC converter ground; carries full PD load current up to 2.1A. |
| WAD (Pin 9) | Wall adapter detector input | Detects >9V between WAD and RTN; triggers automatic switchover from PoE to auxiliary power. |
| PG (Pin 10) | Open-drain power-good indicator | Sinks 230µA during inrush/sleep to disable downstream DC-DC; high-impedance in steady-state power mode. |
| 2EC (Pin 11) | 2-event classification detect output | 1.5mA current sink asserted when Type 2 PSE detected or wall adapter present; latched for PSE identification. |
| CLS (Pin 12) | Classification resistor input | Accepts RCLS to VSS to program Class 0–5 current per IEEE table; disabled in power mode. |
| LED (Pin 13) | LED driver output | Sources 10–20mA pulsed current (250Hz, 25% duty) during sleep/ULP modes only; amplitude set by RSL. |
| SL (Pin 14) | Sleep mode enable input | Falling edge (MAX5982B) or 6s low (MAX5982A) initiates sleep; RSL sets LED current and defines SL logic threshold. |
| WK (Pin 15) | Wake mode enable input | Falling edge exits sleep/ULP modes; internal 2.5kΩ pullup ensures default wake state. |
| ULP (Pin 16) | Ultra-low-power sleep enable | Low assertion + SL trigger enables ULP mode; internal 50kΩ pullup maintains default high state. |
Key Features
| Feature | Design Value |
|---|---|
| 2-Event Classification Support | Enables IEEE 802.3at Type 2 PSE identification via mark/reset voltage thresholds (10.7V/3.8V), latching 2EC output for system-level status reporting. |
| Programmable LED Driver | Generates 250Hz, 25% duty-cycle current pulses during sleep; amplitude (10–20mA) set by external RSL resistor without additional timing components. |
| Dual Sleep Modes | Normal sleep reduces system power via PG assertion; ultra-low-power sleep maintains Maintain Power Signature (MPS) while drawing <0.55mA from VIN. |
| Robust Inrush Control | Two-stage current limiting: 182mA cap during initial turn-on, then seamless transition to 1900mA operational limit once RTN stabilizes near VSS. |
| Wall Adapter Switchover | Automatic, glitch-free transfer from PoE to auxiliary power when WAD-to-RTN voltage exceeds 9V; disables isolation MOSFET and asserts 2EC. |
Applications
| IP Phones | Wireless Access Nodes |
|---|---|
Use Scenario: VoIP endpoint powered exclusively via PoE in enterprise office environments with optional local AC adapter backup. IC Role / Device Role / Timing Role: PD interface controller managing IEEE 802.3af/at detection, classification, inrush, and wall-adapter switchover. Use Value: Ensures uninterrupted operation during AC outage via PoE fallback; 2EC signal enables firmware to display power-source status on LCD. | Use Scenario: Outdoor Wi-Fi access point deployed with PoE midspan and local 12V DC adapter for redundancy. IC Role / Device Role / Timing Role: Integrated PD controller providing 70W power-handling, thermal shutdown, and dual sleep modes for low-idle power. Use Value: Enables 24/7 operation with zero manual intervention during power transitions; LED driver provides visual power-source indication without MCU involvement. |
| IP Security Cameras | WiMAX Base Stations |
Use Scenario: PTZ camera with motorized optics and IR illumination requiring stable 48V PoE input and auxiliary 24V DC backup. IC Role / Device Role / Timing Role: High-reliability PD interface with 100V input tolerance, foldback current limiting, and MPS-compliant ULP sleep for motion-triggered wake. Use Value: Prevents brownouts during pan/tilt motor surge; thermal shutdown protects against enclosure overheating in sealed housings. | Use Scenario: Remote base station powered by PoE injector with battery backup; requires minimal quiescent current during idle periods. IC Role / Device Role / Timing Role: PoE PD controller supporting IEEE 802.3at Class 4 (25.5W) with ultra-low-power sleep maintaining MPS for network presence. Use Value: Extends battery life by >40% vs. standard sleep via sub-0.55mA ULP mode; WK input allows remote wake via GPIO pulse. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar powered device interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX5980ATJ+T | Lacks 2-event classification, ULP sleep, LED driver; 16-pin TQFN but no WK/ULP/LED pins; 100mA inrush limit. | Supports only IEEE 802.3af (Class 0–4); no wall-adapter detection or programmable LED; lower power capability (30W). | Select for cost-sensitive 802.3af-only designs where auxiliary power switchover and visual indicators are unnecessary. |
| TPS23754PWPR | TI part with integrated DC-DC controller; 100V abs max; no ULP sleep or LED driver; different pinout and classification algorithm. | Targets integrated PoE PD solutions with built-in flyback control; requires external MOSFET; no native wall-adapter detection logic. | Choose when combining PD interface and isolated DC-DC regulation in single IC; verify layout compatibility due to differing thermal and routing requirements. |
Compared with MAX5982AETE+T, MAX5980ATJ+T omits critical 802.3at features and visual feedback, while TPS23754PWPR trades standalone PD control for integrated power conversion-neither offers the same combination of 2-event classification, ULP sleep, and hardware LED signaling in a drop-in TQFN-16 footprint.
Availability
MAX5982AETE+T is available at Aetrix Electronics and suitable for IP phones, wireless access nodes, IP security cameras, and WiMAX base stations requiring stable component supply, IEEE 802.3af/at compliance, and auxiliary power switchover capability.
Supply support for MAX5982AETE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and consumer markets.
The MAX5982AETE+T belongs to Analog Devices' PoE PD interface controller product line, engineered specifically for IEEE 802.3af/at-compliant powered devices needing integrated high-power MOSFETs, robust inrush management, and intelligent auxiliary power handling.
FAQ
What is the absolute maximum input voltage rating for the MAX5982AETE+T?
The MAX5982AETE+T has an absolute maximum input voltage rating of 100V across VDD to VSS. This withstand rating protects against PoE transient surges and allows safe operation with legacy 57V PoE injectors. The functional operating range remains 35.4V to 60V, with UVLO turn-on at 35.4V and turn-off at 31V. Exceeding 100V may cause permanent damage per Absolute Maximum Ratings.
How does the MAX5982AETE+T implement 2-event classification for IEEE 802.3at Type 2 PSE detection?
The MAX5982AETE+T implements 2-event classification by responding to two distinct voltage thresholds during PSE probing: a mark event at 10.7V (±0.6V) and a reset event at 3.8V (±1.0V). When the PSE drops voltage below the mark threshold, the MAX5982AETE+T sources IMARK (0.25–0.85mA); upon second drop below reset, it latches the 2EC output low. This sequence confirms Type 2 capability and enables system-level PSE identification.
What is the function of the SL and ULP pins on the MAX5982AETE+T, and how do they differ between sleep modes?
On the MAX5982AETE+T, SL (Pin 14) initiates sleep mode: a falling edge (MAX5982B) or 6-second low (MAX5982A) triggers normal sleep. ULP (Pin 16) enables ultra-low-power sleep when held low *during* SL activation. Normal sleep draws ~0.55mA and asserts PG; ULP sleep reduces current further while maintaining MPS. Both modes activate the LED driver, but ULP sleep extends battery life in auxiliary-powered systems.
Can the MAX5982AETE+T automatically switch from PoE to a wall adapter, and what conditions trigger this?
Yes, the MAX5982AETE+T automatically switches from PoE to wall adapter when voltage between WAD and RTN exceeds 9V (with 0.35V hysteresis). This occurs only after VIN crosses the mark event threshold (~10.7V), ensuring PSE handshaking completes first. Upon detection, the isolation MOSFET turns off, 2EC asserts, and classification current disables-enabling seamless, glitch-free switchover without MCU intervention.
What thermal protection mechanisms does the MAX5982AETE+T provide, and how does recovery work?
The MAX5982AETE+T provides thermal shutdown at +150°C junction temperature, turning off the isolation MOSFET, LED driver, and 2EC sink. Recovery begins when junction temperature falls to +120°C (30°C hysteresis), re-entering inrush mode to safely restart the power sequence. This prevents cumulative thermal stress and ensures reliable operation in enclosed enclosures or high-ambient environments where the MAX5982AETE+T's 35°C/W θJA is critical.
MAX5982AETE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Controller (PD)
- Number of Channels:
- 1
- Power - Max:
- 70 W
- Internal Switch(s):
- Yes
- Auxiliary Sense:
- Yes
- Standards:
- 802.3at (PoE+), 802.3af (PoE)
- Voltage - Supply:
- 36.6V ~ 60V
- Current - Supply:
- 250µA
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (5x5)
MAX5982AETE+T FAQ
1.How can I place an order for MAX5982AETE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX5982AETE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX5982AETE+T reliable?
The price and inventory of MAX5982AETE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX5982AETE+T is usually 5 days.
3.What payment methods are accepted for MAX5982AETE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX5982AETE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX5982AETE+T?
MAX5982AETE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX5982AETE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX5982AETE+T?
For technical support, including MAX5982AETE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX5982AETE+T requirements.
6.How does Aetrix verify that MAX5982AETE+T is sourced from the original manufacturer or authorized distributors?
All MAX5982AETE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX5982AETE+T meets industry standards.
7.What is the process for return or replacement of MAX5982AETE+T?
All MAX5982AETE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX5982AETE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX5982AETE+T part is unused and in its original packaging.
Return procedure for MAX5982AETE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX5982AETE+T Tags
-
TPS2378DDAR
Texas Instruments
-
TPS23753APWR
Texas Instruments
-
TPS23756PWPR
Texas Instruments
-
TPS23750PWPR
Texas Instruments
-
MP8007GV-Z
Monolithic Power Systems Inc.
-
TPS23861PWR
Texas Instruments
-
TPS23753PWR
Texas Instruments
-
PD69201ILD-TR
Microchip Technology
-
SI3402-B-GM
Skyworks Solutions Inc.
-
SI3402-B-GMR
Skyworks Solutions Inc.
-
SI34071-A01-GMR
Skyworks Solutions Inc.
-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
