My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX5992BETG+T
- Part No.:
- MAX5992BETG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- -
- Datasheet:
-
MAX5992BETG+T.pdf
- Description:
- IC MULTISOURCE CONTROLLER QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX5992BETG+T from Maxim Integrated is a high-power, IEEE 802.3af/at-compliant powered device (PD) controller for Power-over-Ethernet systems. It provides detection signature (24.9kΩ), 2-event classification (Class 0–5), active FET bridge control, intelligent maintain power signature (MPS), and 35.4V PoE UVLO with 6.5s sleep mode delay - enabling high-efficiency operation in IP security cameras and wireless access nodes.
For engineers reviewing the MAX5992BETG+T datasheet, MAX5992BETG+T pinout, MAX5992BETG+T application, or MAX5992BETG+T equivalent, key selection considerations include its 24-pin TQFN package, dual-input active bridge control, RJ45 12V mode support, ultra-low-power sleep capability, and wall adapter switchover functionality with WAD_SEL logic.
Technical Context
The MAX5992BETG+T implements a dual-input active FET bridge with independent nFET/pFET gate drivers (NDR1/NDR2/PDR1/PDR2), enabling polarity-agnostic Ethernet input rectification and back-powering protection. Its detection block uses ΔV/ΔI slope measurement across DET–VSS to validate the 24.9kΩ signature resistor, while classification relies on precise current sourcing via CLS–VSS with RCLS values defined per IEEE Class 0–5.
Power management includes two-level current limiting (inrush: 10–20mV sense threshold; operating: 72–88mV or 170–210mV depending on CL_SEL), foldback activation at ≥11V output, and thermal shutdown at +150°C with 20°C hysteresis. The device supports seamless wall adapter transition via WAD input (7.2–8.8V threshold) and generates MPS pulses (10–14mA, 75% duty cycle) during sleep/ultra-low-power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PoE UVLO Threshold | 35.4V (MAX5992B variant; enables early turn-on for higher efficiency in 48V PoE systems) |
| Sleep Mode Delay | 6.5s (programmable SL low-time before entering sleep; reduces quiescent consumption in idle PDs) |
| Inrush Current Limit | 10–20mV across 100mΩ sense resistor (sets ~100–200mA inrush limit; prevents cable surge damage) |
| Classification Support | IEEE 802.3af/at Class 0–5 (via external RCLS; enables PSE power allocation up to >25.5W) |
| Active Bridge Control | Dual-input (VIN1/VIN2), auto-polarity FET driver (NDR1/NDR2/PDR1/PDR2; eliminates external bridge diodes) |
| MPS Current | 10–14mA at 75% duty cycle (maintains PSE link during low-power sleep without disconnecting) |
| RJ45 12V Mode | Enabled at VIN > 8.7V (threshold); 1.8s delay ensures stable 12V auxiliary supply detection) |
Pinout & Package
MAX5992BETG+T is housed in a 24-pin, 4mm × 4mm TQFN package with exposed pad (EP) connected to VSS for thermal dissipation. Pin functions are validated per Maxim's official datasheet (Rev 3, May 2019).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD / VSS | Positive/negative supply rails | Accept rectified PoE input (up to 100V); require 68nF bypass cap on VDD–VSS |
| DET / CLS | Detection & classification inputs | Connect 24.9kΩ (DET–VSS) and class-select RCLS (CLS–VSS) for IEEE signature compliance |
| SENSE / GATE | Current sensing & MOSFET drive | SENSE monitors external isolation FET source; GATE drives its gate (8–11V swing) |
| VIN1 / VIN2 | Active bridge voltage inputs | Dual Ethernet pair inputs; internal comparator selects correct nFET/pFET pair based on polarity |
| NDR1/NDR2/PDR1/PDR2 | Bridge FET gate drivers | Drive external nFETs (NDRx) and pFETs (PDRx); enable full-wave active rectification |
| WAD / WAD_SEL | Wall adapter interface | WAD detects >8V auxiliary supply; WAD_SEL configures priority (PoE vs. wall adapter) |
| SL / ULP | Sleep & ultra-low-power control | SL low for 6.5s (MAX5992B) enters sleep; ULP low enables ultra-low-power mode |
| SIG_OK | Multi-PD synchronization signal | Open-drain output; used to coordinate inrush timing across 2x2P or redundant PD systems |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 802.3af/at & UPoE compliance | Fully implements detection, 2-event classification, and MPS per standards - enabling interoperability with all compliant PSEs |
| Active FET bridge with back-powering protection | Eliminates passive bridge losses and prevents reverse current flow into PoE source during auxiliary power use |
| Selectably programmable UVLO | 35.4V PoE UVLO (default) or 20.8V industrial UVLO (via ADJ_UVLO pin) - supports medical/industrial 24V PoE variants |
| Intelligent MPS with pulse shaping | 10–14mA, 75% duty cycle, 250Hz MPS pulses - sustains PSE link while minimizing average current draw |
| Seamless wall adapter switchover | WAD input with 7.2–8.8V threshold and WAD_SEL logic - enables automatic, glitch-free transition between PoE and wall power |
| Ultra-low-power sleep mode | Reduces system standby power; maintains MPS and LED indication without waking DC-DC converter |
Applications
| IP Security Cameras (IPC) | Wireless Access Nodes |
|---|---|
Use Scenario: Outdoor PoE-powered IPC with local 12V wall adapter backup and motion-triggered low-power sleep. IC Role / Device Role / Timing Role: PD controller managing PoE handshaking, active bridge rectification, MPS maintenance during sleep, and WAD-triggered switchover. Use Value: Enables continuous PSE link during ultra-low-power sleep (10–14mA MPS), extends battery-free operation, and avoids video interruption during power source transitions. |
Use Scenario: High-density Wi-Fi 6 AP deployment using 2x2P redundancy over Cat6 cabling with centralized PoE switches. IC Role / Device Role / Timing Role: Synchronized PD controller coordinating inrush timing via SIG_OK daisy-chain to prevent PSE overload during simultaneous power-up. Use Value: Eliminates PSE current-limit tripping by aligning inrush events across dual PDs, supporting reliable multi-port PoE delivery. |
| Fiber-to-the-Home (FTTH) | High-Power 2x2P PD Systems |
Use Scenario: FTTH ONT requiring PoE + local 12V adapter, operating in temperature extremes (-40°C to +85°C) with cable resistance compensation. IC Role / Device Role / Timing Role: PD controller with wide UVLO hysteresis (3.2V), long deglitch time (170µs), and RTN-sensed cable drop compensation. Use Value: Ensures glitch-free power-on/off despite twisted-pair IR drop, maintaining reliability over 100m+ cable runs. |
Use Scenario: Dual-input, dual-output PoE PD for high-power outdoor radio units drawing >25.5W (Class 5), requiring redundancy and thermal robustness. IC Role / Device Role / Timing Role: Dual-channel PD controller supporting 2-event classification, foldback current limiting, and thermal shutdown at +150°C. Use Value: Delivers >25.5W sustainably with overtemperature protection and foldback (11V start) preventing thermal runaway under load mismatch. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar powered device controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX5992AETG+T | 38.6V PoE UVLO (vs. 35.4V); no 6.5s sleep delay - uses edge-triggered SL instead of timed SL low | Better suited for legacy 48V PoE systems where earlier turn-on is not required; lacks timed sleep entry | Select MAX5992AETG+T when strict adherence to original 38.6V UVLO is needed and sleep timing control is unnecessary |
| LT4275AIMSE#PBF | IEEE 802.3at-only (no af support); different pinout; no active bridge drivers - requires external bridge | Targeted at newer, higher-power-only designs; lacks integrated FET control and WAD switchover logic | Choose LT4275AIMSE#PBF only when designing for Type 2 PSE-only environments and external bridge topology is acceptable |
Compared with MAX5992AETG+T and LT4275AIMSE#PBF, the MAX5992BETG+T uniquely combines lower UVLO (35.4V), timed sleep entry (6.5s), integrated active bridge control, and seamless WAD switchover - making it optimal for next-generation energy-efficient, dual-source PoE endpoints.
Availability
MAX5992BETG+T is available at Aetrix Electronics and suitable for IP security cameras, wireless access nodes, and fiber-to-the-home (FTTH) equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX5992BETG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX5992BETG+T belongs to Maxim's Power-over-Ethernet PD controller product line, engineered specifically for high-efficiency, multi-source (PoE + wall adapter), and thermally robust powered devices in networking infrastructure.
FAQ
What is the PoE UVLO threshold for the MAX5992BETG+T?
The MAX5992BETG+T has a nominal PoE undervoltage lockout (UVLO) threshold of 35.4V, with ±1.1V tolerance. This lower threshold compared to the MAX5992A (38.6V) allows earlier turn-on in 48V PoE systems, improving efficiency during marginal input conditions. The device also supports an industrial UVLO mode of 20.8V when ADJ_UVLO is pulled to VSS.
How does the MAX5992BETG+T support wall adapter switchover?
The MAX5992BETG+T detects wall adapter presence on the WAD pin (7.2–8.8V threshold referenced to RTN) and uses the WAD_SEL pin to configure switchover behavior. When WAD_SEL is unconnected, the device prioritizes wall power upon detection; when pulled to VSS, it only switches if wall voltage exceeds PoE voltage - ensuring uninterrupted operation in dual-source deployments.
What is the purpose of the SIG_OK pin on the MAX5992BETG+T?
The SIG_OK pin on the MAX5992BETG+T is an open-drain synchronization signal used in multi-PD configurations such as 2x2P or redundant systems. When one MAX5992BETG+T enters inrush mode, it pulls SIG_OK low to trigger coordinated inrush timing across linked devices - preventing PSE current-limit violations during simultaneous power-up of multiple PDs.
Does the MAX5992BETG+T integrate active bridge FET drivers?
Yes, the MAX5992BETG+T integrates four dedicated gate drivers - NDR1, NDR2, PDR1, and PDR2 - for controlling an external active FET bridge. These drivers enable full-wave, polarity-agnostic rectification of Ethernet pair inputs (VIN1/VIN2), eliminating the 1.2–1.4V forward drop of passive diode bridges and improving overall system efficiency.
What sleep modes does the MAX5992BETG+T support, and how are they activated?
The MAX5992BETG+T supports both standard sleep mode and ultra-low-power (ULP) sleep mode. Sleep mode is entered when SL is held low for 6.5s (timed delay specific to MAX5992B). ULP mode activates when SL is low *and* ULP is asserted low. Both modes retain MPS functionality (10–14mA pulses) and LED indication while reducing system quiescent power.
MAX5992BETG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- -
- Number of Channels:
- -
- Power - Max:
- -
- Internal Switch(s):
- -
- Auxiliary Sense:
- -
- Standards:
- -
- Voltage - Supply:
- -
- Current - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX5992BETG+T FAQ
1.How can I place an order for MAX5992BETG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX5992BETG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX5992BETG+T reliable?
The price and inventory of MAX5992BETG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX5992BETG+T is usually 5 days.
3.What payment methods are accepted for MAX5992BETG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX5992BETG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX5992BETG+T?
MAX5992BETG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX5992BETG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX5992BETG+T?
For technical support, including MAX5992BETG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX5992BETG+T requirements.
6.How does Aetrix verify that MAX5992BETG+T is sourced from the original manufacturer or authorized distributors?
All MAX5992BETG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX5992BETG+T meets industry standards.
7.What is the process for return or replacement of MAX5992BETG+T?
All MAX5992BETG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX5992BETG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX5992BETG+T part is unused and in its original packaging.
Return procedure for MAX5992BETG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX5992BETG+T Tags
-
TPS2378DDAR
Texas Instruments
-
TPS23753APWR
Texas Instruments
-
TPS23756PWPR
Texas Instruments
-
TPS23750PWPR
Texas Instruments
-
MP8007GV-Z
Monolithic Power Systems Inc.
-
TPS23861PWR
Texas Instruments
-
TPS23753PWR
Texas Instruments
-
PD69201ILD-TR
Microchip Technology
-
SI3402-B-GM
Skyworks Solutions Inc.
-
SI3402-B-GMR
Skyworks Solutions Inc.
-
SI34071-A01-GMR
Skyworks Solutions Inc.
-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
