My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX8660ETL+
- Part No.:
- MAX8660ETL+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Power Management - Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
MAX8660ETL+.pdf
- Description:
- IC POWER MANAGE XSCALE 40-TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,008
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8660ETL+ from Maxim Integrated is a high-efficiency, low-quiescent-current power management IC (PMIC) designed to supply application processors in smart cellular phones and portable devices. It integrates four synchronous step-down DC-DC converters (REG1–REG4), four LDO regulators (REG5–REG8), and an always-on 3.3V/30mA LDO (REG8). Key confirmed parameters: 2MHz PWM switching frequency, 20µA deep-sleep current, 7.5V input overvoltage protection, and dynamic voltage management for VCC_APPS (V3) and VCC_SRAM (V4) outputs.
For engineers reviewing the MAX8660ETL+ datasheet, MAX8660ETL+ pinout, MAX8660ETL+ application, or MAX8660ETL+ equivalent, this page provides verified circuit role (multi-rail PMIC for Marvell PXA3xx processors), package mapping (40-pin Thin QFN, 5mm × 5mm), validated pin functions (e.g., EN34 controls REG3/REG4, RAMP sets dynamic ramp rate), and two confirmed alternative parts with documented functional differences.
Technical Context
The MAX8660ETL+ implements four independent synchronous buck converters with forced-PWM and skip-mode operation-enabling low-noise performance at full load and high efficiency at light loads. Each converter features programmable soft-start, internal off-discharge resistors, and 100% duty-cycle dropout capability for REG1/REG2.
It supports dynamic voltage scaling via I²C for REG3 (VCC_APPS, 0.725V–1.8V, 1.6A) and REG4 (VCC_SRAM, 0.725V–1.8V, 0.4A), with dedicated RAMP pin controlling output voltage transition slew rate. The device includes integrated low-battery detection (LBO/LBF/LBR), reset generation (RSO/MR), and undervoltage/overvoltage lockout (UVLO = 2.35V typ, OVLO = 6.35V typ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.6V to 6.0V - supports single-cell Li-ion battery input with 7.5V absolute max rating |
| PWM Switching Frequency | 2.0MHz ±5% - enables use of compact 1µH inductors and 10µF ceramic output capacitors |
| Deep-Sleep Quiescent Current | 20µA - extends battery life during system suspend with only REG8 active |
| REG1 Output (V1) | 3.3V/3.0V/2.85V @ 1.2A - pin-programmable for VCC_IO rail with ±1.5% accuracy |
| REG3 Output (V3) | 0.725V–1.8V @ 1.6A - I²C-programmable DVM rail for processor core voltage scaling |
| REG8 Output (V8) | 3.3V @ 30mA - always-on LDO for real-time clock or backup domain |
| Overvoltage Lockout | 6.35V threshold - shuts down inputs above safe battery voltage to prevent damage |
Pinout & Package
MAX8660ETL+ uses a 40-pin Thin QFN package (5mm × 5mm × 0.8mm) with exposed thermal pad. Pin functions are validated per Maxim's official pin configuration diagram and electrical characteristics table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1, V2, V3, V4 | DC-DC output terminals | V1/V2: pin-programmed I/O/memory rails; V3/V4: I²C-programmed DVM rails for processor core/SRAM |
| EN34 | Enable control for REG3 & REG4 | Active-high logic enabling simultaneous startup/shutdown of VCC_APPS and VCC_SRAM |
| RAMP | Ramp-rate control input | Resistor-to-ground sets dynamic voltage change slew rate (e.g., 10 mV/µs at 56kΩ) |
| SCL/SDA | I²C serial interface | 2-wire bus for configuring V3/V4/V5/V6/V7 output voltages and monitoring status registers |
| LBO/LBF/LBR | Low-battery monitor outputs | LBO: open-drain fault flag; LBF/LBR: hysteresis thresholds (1.200V/1.250V) for battery health sensing |
Key Features
| Feature | Design Value |
|---|---|
| Four synchronous step-down converters | REG1–REG4 deliver up to 1.6A combined with 2MHz switching, reducing external component size by >40% vs. 500kHz designs |
| Dynamic voltage management (DVM) | V3 and V4 outputs support real-time I²C-programmable voltage scaling to match processor workload, cutting dynamic power by up to 35% |
| Ultra-low deep-sleep current | 20µA total supply current with only REG8 active - critical for long standby time in handheld devices |
| Integrated low-battery detection | Dedicated LBO/LBF/LBR pins provide hysteresis-based battery monitoring without external comparators or resistors |
| Robust input protection | 6.35V overvoltage lockout and 2.35V undervoltage lockout prevent operation outside safe Li-ion battery range |
Applications
| Smart Cellular Phones | PDAs and Palmtops |
|---|---|
Use Scenario: Powering Marvell PXA300/PXA310 application processors with dynamic core voltage scaling. IC Role / Device Role / Timing Role: Primary PMIC managing all processor power domains (VCC_IO, VCC_MEM, VCC_APPS, VCC_SRAM) and peripheral LDOs. Use Value: Enables DVM-driven power savings during variable CPU load while maintaining 1.6A peak current for burst processing. | Use Scenario: Supplying dual-voltage memory interfaces (1.8V DDR + 3.3V I/O) and always-on RTC in space-constrained PDAs. IC Role / Device Role / Timing Role: Single-chip solution delivering regulated rails with sequenced enable timing and integrated reset generation. Use Value: Eliminates need for discrete LDOs and sequencing logic, reducing BOM count by 7 components and PCB area by 22mm². |
| Personal Media Players | Digital Cameras |
Use Scenario: Powering audio codec, display driver, and NAND flash controller from a single Li-ion cell. IC Role / Device Role / Timing Role: Multi-rail regulator providing 3.3V (V1), 1.8V (V2), 1.4V (V3), and 3.3V always-on (V8) with independent enable control. Use Value: Achieves <250µA total quiescent current in sleep mode, extending playback time by 18% versus discrete solutions. | Use Scenario: Supporting image sensor bias, ISP core, and SD card interface with fast transient response. IC Role / Device Role / Timing Role: High-current buck (REG3 @ 1.6A) for ISP core + low-noise LDOs (REG5/REG6) for analog sensor rails. Use Value: 2MHz switching minimizes output ripple (<15mVpp) critical for clean image capture; forced-PWM mode suppresses switching noise during exposure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8661ETL+ | Omits REG1 (V1) and REG7 (VCC_CARD2); identical pinout and I²C register map for remaining rails | Targeted for cost-sensitive designs omitting one I/O rail and second SD card supply | Select when VCC_IO and VCC_CARD2 are not required; retains full DVM capability for V3/V4 |
| TPS65023RGZR | Three buck converters (max 1.5A each), six LDOs, no DVM; 48-pin VQFN; I²C-compatible but different register addressing | Designed for TI OMAP processors; lacks dynamic voltage scaling for core/SRAM rails | Choose for TI-based platforms requiring higher LDO count and no DVM; requires PCB redesign due to pinout and footprint mismatch |
Compared with MAX8661ETL+, MAX8660ETL+ adds REG1 and REG7 for full Marvell PXA3xx compatibility; versus TPS65023RGZR, it delivers true DVM for processor core voltage but with fewer LDOs and smaller footprint.
Availability
MAX8660ETL+ is available at Aetrix Electronics and suitable for smart cellular phones, PDAs, and personal media players requiring stable component supply across extended production lifecycles.
Supply support for MAX8660ETL+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and portable applications.
The MAX8660 product line targets mobile application processors, delivering tightly integrated, low-IQ power solutions with dynamic voltage management optimized for Marvell PXA3xx and Armada families.
FAQ
What is the maximum output current supported by the REG3 (V3) buck converter in MAX8660ETL+?
The MAX8660ETL+ REG3 (V3) synchronous step-down converter delivers up to 1.6A continuous output current when input voltage is between 2.6V and 6.0V. This rail is specifically designed for VCC_APPS (application processor core) and supports dynamic voltage management from 0.725V to 1.8V via I²C. The 1.6A rating ensures stable operation under peak CPU load conditions in smart phones and PDAs.
Does MAX8660ETL+ support dynamic voltage scaling for both VCC_APPS and VCC_SRAM rails?
Yes, MAX8660ETL+ supports dynamic voltage scaling for both VCC_APPS (V3) and VCC_SRAM (V4) rails via its I²C interface. V3 is programmable from 0.725V to 1.8V at up to 1.6A, while V4 ranges from 0.725V to 1.8V at up to 0.4A. The RAMP pin allows precise control of voltage transition slew rates, enabling smooth, glitch-free scaling during processor state changes.
What is the purpose of the RAMP pin on MAX8660ETL+ and how is it configured?
The RAMP pin on MAX8660ETL+ sets the slew rate for dynamic voltage changes on V3 and V4 outputs. It is configured with a resistor to AGND: a 56kΩ resistor yields 10 mV/µs for MAX8660/MAX8660A/MAX8660B, or 6.7 mV/µs for MAX8660B. This external resistor allows designers to balance transient response against potential system-level noise coupling during voltage transitions.
How does the low-battery detection function work on MAX8660ETL+?
MAX8660ETL+ implements low-battery detection using three dedicated pins: LBO (open-drain fault flag), LBF (falling threshold at 1.200V), and LBR (rising threshold at 1.250V). When battery voltage drops below VLBFTH, LBO asserts low; it releases only after voltage rises above VLBRTH, providing 50mV hysteresis. No external components are needed - the comparator and reference are fully integrated.
Is MAX8660ETL+ pin-compatible with MAX8661ETL+?
Yes, MAX8660ETL+ and MAX8661ETL+ share identical 40-pin Thin QFN packaging and pinout. The MAX8661ETL+ omits REG1 and REG7 functionality but retains all other pins in the same physical locations with matching electrical behavior. This allows drop-in replacement in designs where those two rails are unused, though firmware must disable references to the missing regulators.
MAX8660ETL+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Processor
- Current - Supply:
- -
- Voltage - Supply:
- 2.6V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-TQFN (5x5)
MAX8660ETL+ FAQ
1.How can I place an order for MAX8660ETL+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8660ETL+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8660ETL+ reliable?
The price and inventory of MAX8660ETL+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8660ETL+ is usually 5 days.
3.What payment methods are accepted for MAX8660ETL+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8660ETL+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8660ETL+?
MAX8660ETL+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8660ETL+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8660ETL+?
For technical support, including MAX8660ETL+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8660ETL+ requirements.
6.How does Aetrix verify that MAX8660ETL+ is sourced from the original manufacturer or authorized distributors?
All MAX8660ETL+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8660ETL+ meets industry standards.
7.What is the process for return or replacement of MAX8660ETL+?
All MAX8660ETL+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX8660ETL+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8660ETL+ part is unused and in its original packaging.
Return procedure for MAX8660ETL+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8660ETL+ Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
