NXP Semiconductors MC13892CJVLR2
- Part No.:
- MC13892CJVLR2
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 186-LFBGA
- Datasheet:
-
MC13892CJVLR2.pdf
- Description:
- IC PWR MGMT I.MX35/51 186BGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,287
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC13892CJVLR2 from NXP Semiconductors (formerly Freescale) is a highly integrated Power Management IC designed specifically for i.MX35 and i.MX51 application processors, featuring four adjustable buck regulators (up to 1050 mA), twelve LDOs, a 300 mA boost regulator, 10-bit ADC with coulomb counter, RTC with coin-cell backup, SPI/I²C interface, and touch screen controller. It powers netbooks, smart mobile devices, and portable navigation systems.
For engineers reviewing the MC13892CJVLR2 datasheet, MC13892CJVLR2 pinout, MC13892CJVLR2 application, or MC13892CJVLR2 equivalent, key selection considerations include its 139-pin 7×7 mm BGA package, -40°C to +85°C operating range, SMARTMOS process technology, and compatibility with i.MX27/31/37/51 processor families.
Technical Context
The MC13892CJVLR2 implements a multi-rail power architecture with four independent buck switchers (SW1–SW4), each supporting dynamic voltage scaling via dedicated DVS1/DVS2 inputs and programmable output voltages. Its integrated charger supports wall and USB charging with dual FET control (CHRGCTRL1/CHRGCTRL2), while the 10-bit ADC monitors battery voltage, temperature, and auxiliary inputs with coulomb counting capability.
It integrates a 32.768 kHz crystal oscillator with RTC block, real-time calendar functions, and coin-cell backup (LICELL). The device uses SPI as primary interface with optional I²C decode, supports multiple standby modes (e.g., RTC-only mode drawing 3 µA), and includes dedicated power gate drivers (PWGTDRV1/PWGTDRV2) for external FET control in system power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Regulators | 4 adjustable outputs: SW1 (1050 mA), SW2–SW4 (800 mA each); 0.6–1.85 V range; PWM/PFM modes |
| LDO Count | 12 configurable LDOs with internal/external pass devices for core, memory, audio, video, and IO supplies |
| Boost Regulator | 300 mA output for RGB LED backlighting; supports up to 28 V sink for LEDKP/LEDMD/LEDAD |
| ADC Resolution | 10-bit SAR ADC with 7-channel input multiplexer and dedicated coulomb counter module (BATTISNSCC) |
| RTC Support | Integrated 32.768 kHz oscillator, calendar, alarm, and coin-cell backup (LICELL); VSRTC output at 1.20 V ±25 mV |
| Interface | SPI primary (CS/CLK/MOSI/MISO), optional I²C decode; 32 kHz clock outputs (CLK32K, CLK32KMCU) |
| Package | 139-pin 7×7 mm BGA (VK suffix); thermal resistance RθJA = 104°C/W (1-layer board) |
Pinout & Package
MC13892CJVLR2 is housed in a 139-pin 7×7 mm BGA package (VK suffix), optimized for high-density portable applications. Pin assignments follow the MC13892VK layout per Freescale Document Number MC13892 Rev. 19.0.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1–A2, B1 | VUSB2 | 3.6 V USB PHY supply output; regulated from VINUSB2 input |
| A4 | SWBSTIN | 5.5 V input for 300 mA boost regulator driving RGB LEDs |
| A9 | VCORE | 3.6 V analog core supply; powers internal bandgap, reference, and analog blocks |
| A10 | BATT | Battery positive connection point; used for voltage sensing, current monitoring, and accessory power |
| B2 | GPO1 | CMOS general-purpose output (to VCORE); 400 µA drive strength; programmable logic level |
| B5, B7 | LEDB, LEDR | 7.5 V LED current sinks for RGB indicator control; support PWM dimming |
| D1 | VUSB | 3.6 V USB transceiver regulator output; derived from UVBUS or SWBSTOUT |
| E11 | INT | Active-low interrupt signal to host processor; indicates fault, RTC alarm, or ADC completion |
| F11 | RESETBMCU | Open-drain MCU reset output; requires external pull-up; asserts on power-on or watchdog timeout |
| J2 | MOSI | SPI data input; 3.6 V CMOS level; weak pull-down enabled during boot for I²C detection |
| K2 | SPIVCC | 3.6 V supply input for SPI interface; typically sourced from SW4 buck regulator |
| N5–N6 | XTAL1, XTAL2 | 32.768 kHz crystal connections; enable RTC and low-power timing with ±20 ppm stability |
Key Features
| Feature | Design Value |
|---|---|
| Four Buck Regulators with DVS | SW1–SW4 support dynamic voltage scaling via dedicated DVS1/DVS2 pins, enabling adaptive core/memory voltage control for i.MX processors |
| Integrated Battery Charger | Dual-FET charger control (CHRGCTRL1/CHRGCTRL2) with wall/USB input selection, trickle charge, and thermal foldback protection |
| 10-Bit ADC + Coulomb Counter | 7-channel ADC monitors battery voltage, thermistor, light sensor, and touch inputs; BATTISNSCC enables precise battery capacity tracking |
| RTC with Coin-Cell Backup | On-chip 32.768 kHz oscillator, calendar, alarm, and VSRTC output (1.20 V ±25 mV); LICELL pin supports 1.8–3.6 V coin cell with automatic disconnect at 1.8 V |
| Touch Screen Interface | Four-wire resistive touch controller with TSX1/TSX2/TSY1/TSY2 inputs and TSREF output; supports pressure measurement and coordinate digitization |
| Serial LED Drivers | LEDMD (main display), LEDAD (auxiliary display), LEDKP (keypad), and tri-color RGB (LEDR/LEDB/LEDG) drivers with 28 V sink capability |
Applications
| Smartphone Power Management | Portable Navigation Device |
|---|---|
Use Scenario: Dual-input (USB/wall) charging with battery fuel gauging and multi-rail CPU/GPU/DDR power delivery in space-constrained handheld form factor. IC Role / Device Role / Timing Role: Central PMIC managing all power domains, real-time battery state estimation, and coordinated power sequencing with i.MX51 processor. Use Value: Enables <10 µA OFF-mode current, accurate coulomb counting for >95% battery SOC estimation, and seamless transition between charging and system operation. | Use Scenario: GPS-enabled PND requiring always-on RTC, low-power standby, display backlight control, and camera power management. IC Role / Device Role / Timing Role: Single-chip power hub providing VSRTC (1.2 V), VVIDEO (3.6 V), VCAM (3.6 V), and LEDKP/LEDMD drivers synchronized to GPS wake events. Use Value: Reduces bill-of-materials by integrating RTC, 10-bit ADC (for thermistor/light sensing), and serial backlight drivers-eliminating discrete timing and analog components. |
| eBook Reader System | Industrial Handheld Terminal |
Use Scenario: E-ink display device needing ultra-low-power RTC, button wake-up (PWRON1–PWRON3), and regulated VIOHI (3.6 V) for high-voltage e-ink driver ICs. IC Role / Device Role / Timing Role: Power controller delivering stable VIOHI, monitoring battery health via ADC channels ADIN5/ADIN6, and maintaining calendar/time during deep sleep. Use Value: Achieves <6 µA RTC-only mode current and supports cold-start from coin cell (LICELL), extending shelf life and field usability without main battery. | Use Scenario: Ruggedized industrial terminal with touch interface, barcode scanner, and audio feedback requiring robust power sequencing and fault reporting. IC Role / Device Role / Timing Role: Integrated power manager supplying VAUDIO (3.6 V), VSD (3.6 V), and touch interface (TSX1/TSY1), with INT-driven fault alerts to host MCU. Use Value: Provides hardware-level overvoltage/overcurrent protection on BATT, UVBUS, and SWx rails, reducing firmware complexity for safety-critical operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC34708CJVKR2 | Successor PMIC with enhanced i.MX6 support; adds USB OTG VBUS detection, improved thermal performance (RθJA = 72°C/W), and updated register map | Targeted for newer i.MX6-based designs; lacks direct compatibility with i.MX35/51 register initialization sequences | Select when upgrading to i.MX6 platforms; not drop-in compatible with MC13892CJVLR2 firmware |
| PF0100ALTAAAR2 | NXP PF0100 series; supports i.MX53/6SL; higher integration (integrated POR, more LDOs), but no coulomb counter or dedicated LEDKP driver | Optimized for i.MX53-based tablets; missing TS interface and specific LED sink configurations of MC13892CJVLR2 | Choose for i.MX53/6SL designs requiring broader LDO count and POR integration; verify touch/LED driver requirements |
Compared with MC34708CJVKR2 and PF0100ALTAAAR2, MC13892CJVLR2 offers unique coulomb counting, four-wire touch interface, and LEDKP/LEDMD drivers essential for legacy i.MX35/51-based portable devices - features absent in both alternatives.
Availability
MC13892CJVLR2 is available at Aetrix Electronics and suitable for smartphone power management, portable navigation devices, eBook readers, and industrial handheld terminals requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for MC13892CJVLR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with roots in Freescale's analog and mixed-signal expertise.
The MC13892 product line was developed by Freescale (now NXP) to deliver complete, application-optimized power management for i.MX application processors - integrating regulation, battery charging, RTC, ADC, and user interface functions into a single SMARTMOS die.
FAQ
What is the operating temperature range for the MC13892CJVLR2?
The MC13892CJVLR2 operates across an industrial temperature range of -40°C to +85°C, validated per Freescale Document Number MC13892 Rev. 19.0. Its junction temperature rating extends to +125°C, and thermal resistance (RθJA) is specified at 104°C/W for single-layer PCBs - critical for thermal design in compact portable enclosures where the MC13892CJVLR2 manages multiple high-current rails.
Does the MC13892CJVLR2 support both SPI and I²C interfaces?
Yes, the MC13892CJVLR2 supports SPI as its primary serial interface (CS/CLK/MOSI/MISO), with optional I²C decode enabled automatically during boot if CS remains high. The device does not implement native I²C protocol but detects I²C address patterns on the SPI bus; configuration registers must be accessed via SPI commands regardless of detection mode. This dual-mode capability simplifies migration from I²C-based legacy designs without hardware changes to the MC13892CJVLR2 interface.
How does the coulomb counter function in the MC13892CJVLR2?
The MC13892CJVLR2 implements a hardware coulomb counter using the BATTISNSCC pin to accumulate charge flow through the battery path. It integrates current-sense amplifier outputs (BATTISNS, CHRGISNS) with a dedicated digital accumulator, accessible via SPI registers. The counter supports reset-on-full-charge and provides raw counts convertible to mAh using calibration factors stored in OTP - enabling accurate battery state-of-charge estimation without host processor overhead, a key feature distinguishing the MC13892CJVLR2 from simpler PMICs.
What are the key differences between the VK and VL package variants of the MC13892?
The MC13892CJVLR2 uses the VK package: a 139-pin 7×7 mm BGA. The VL variant is a larger 186-pin 12×12 mm BGA with different pin mapping (e.g., additional GNDSUB pins, relocated SWxFB signals) and lower thermal resistance (RθJA = 65°C/W). Functionally identical, the VK package targets space-constrained designs like smartphones, while VL suits thermal-heavy applications such as industrial terminals. Pin compatibility is not maintained between VK and VL - PCB redesign is required for substitution.
Can the MC13892CJVLR2 operate without a main battery connected?
Yes, the MC13892CJVLR2 supports coin-cell-only operation via the LICELL pin, enabling RTC and calendar functionality with <6 µA current draw in Power Cut Mode. In this state, the device disables all regulators except VSRTC and maintains real-time timekeeping using the internal 32.768 kHz oscillator. However, full system operation (e.g., powering i.MX51) requires either main battery (BATT) or external supply (BP/VINUSB2) - LICELL alone cannot drive buck regulators or LDOs.
MC13892CJVLR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 186-LFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Battery Management, Display (LED Drivers), Handheld/Mobile Devices, Power Supply
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 186-PBGA (12x12)
MC13892CJVLR2 FAQ
1.How can I place an order for MC13892CJVLR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC13892CJVLR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC13892CJVLR2 reliable?
The price and inventory of MC13892CJVLR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC13892CJVLR2 is usually 5 days.
3.What payment methods are accepted for MC13892CJVLR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC13892CJVLR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC13892CJVLR2?
MC13892CJVLR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC13892CJVLR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC13892CJVLR2?
For technical support, including MC13892CJVLR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC13892CJVLR2 requirements.
6.How does Aetrix verify that MC13892CJVLR2 is sourced from the original manufacturer or authorized distributors?
All MC13892CJVLR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC13892CJVLR2 meets industry standards.
7.What is the process for return or replacement of MC13892CJVLR2?
All MC13892CJVLR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC13892CJVLR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC13892CJVLR2 part is unused and in its original packaging.
Return procedure for MC13892CJVLR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC13892CJVLR2 Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

