NXP Semiconductors MCZ34670EGR2
- Part No.:
- MCZ34670EGR2
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MCZ34670EGR2.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,974
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCZ34670EGR2 from Freescale Semiconductor is an IEEE 802.3af-compliant Powered Device (PD) interface IC with integrated current-mode PWM controller for PoE-powered DC/DC conversion. It delivers signature detection, Class 0–3 power classification, programmable inrush current limiting (30–250 mA), adjustable UVLO (25–50 V), and drives external N-channel MOSFETs via 1.0 A GATE output. It is used in Ethernet-powered VoIP phones, IP cameras, and wireless access points requiring single-chip PD + DC/DC control.
For engineers reviewing the MCZ34670EGR2 datasheet, MCZ34670EGR2 pinout, MCZ34670EGR2 application, or MCZ34670EGR2 equivalent, key selection considerations include its 20-pin SOICW package, -40°C to +85°C operating range, 100–400 kHz adjustable switching frequency, 48 V maximum input, and integrated isolation switch with <500 mΩ RDS(ON).
Technical Context
The MCZ34670EGR2 implements a dual-function architecture: a full IEEE 802.3af PD front-end (signature detection, classification, inrush control, UVLO/OVLO) and a current-mode PWM controller with leading-edge blanking, internal slope compensation, and 50% duty cycle limit. Its CS pin monitors MOSFET source current via external sense resistor, while COMP/FB pins support both isolated (optocoupler + TL431) and non-isolated feedback topologies.
Control logic sequences PD startup phases-detection → classification → normal operation-and disables gate drive during overvoltage (63–72 V trip) or thermal shutdown (150–180 °C). The internal high-voltage regulator supplies up to 10 V/5 mA at VDD from VPWR–VIN rails, eliminating need for auxiliary winding below 3 mA gate drive load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE 802.3af Compliance | Fully supports signature detection (25 kΩ ±10%), Class 0–3 classification (0–44 mA), and inrush current limiting per standard. |
| Input Voltage Range | VPWR = –0.3 V to 80 V; enables direct connection to PoE PSE outputs (37–57 V nominal) with 66–72 V OVLO protection. |
| Switching Frequency | Adjustable 100–400 kHz via resistor on FREQ pin; slope compensation auto-scales (10–50 mV/µs) to prevent subharmonic oscillation. |
| GATE Drive Capability | Sources/sinks up to 1.0 A; directly drives external N-MOSFET gates without buffer, supporting high-efficiency flyback or forward converters. |
| Current Sense Threshold | VCS = 320–480 mV; sets peak MOSFET current limit with cycle-by-cycle protection and 40–60 ns blanking time. |
| UVLO Programming Range | Externally adjustable 25–50 V turn-on threshold with 15% hysteresis; default internal threshold is 40 V ON / 30 V OFF. |
| Thermal Protection | Active thermal shutdown at 150–180 °C with 30 °C hysteresis; prevents damage during overload or poor heatsinking. |
Pinout & Package
MCZ34670EGR2 is housed in a 20-pin SOICW (Small Outline Integrated Circuit, Wide-body) package with 0.75 mm lead pitch and Pb-free EG suffix. Thermal resistance is RθJA = 103 °C/W (JEDEC 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPWR (Pins 1,2) | Positive supply input | Highest potential node; connects to PoE line (+) side; supports up to 80 V DC. |
| RCLA (Pin 3) | Classification resistor terminal | Sets PD class (0–4) by resistor to VIN; defines classification current (0–44 mA) per IEEE 802.3af Table 7. |
| UVLO (Pin 4) | Undervoltage lockout adjust | External resistor divider sets custom UVLO threshold; tied to VIN for default 40 V turn-on. |
| FREQ (Pin 7) | Oscillator frequency control | Resistor to VIN selects switching frequency between 100–400 kHz; enables optimization of size vs. efficiency. |
| ILIM (Pin 8) | Inrush current limit control | Resistor to VIN programs initial inrush limit (30–250 mA); protects legacy PSEs during startup. |
| VIN (Pins 9,10) | Negative supply input | Lowest potential node; connects to PoE line (–) side; all voltages referenced to this pin. |
| VOUT (Pins 11,12,13) | MOSFET drain output | High-current path (Pins 11,12) and low-current path (Pin 13); connects to external MOSFET drain and transformer primary. |
| GATE (Pin 19) | External MOSFET gate driver | 1.0 A push-pull output; directly switches N-MOSFET gate; referenced to VOUT. |
| VDD (Pin 20) | Internal regulator output | 9.0 V ±1.0 V regulated supply for gate driver; requires ≥10 µF capacitor to VOUT. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated IEEE 802.3af PD interface | Eliminates discrete detection/classification circuitry; reduces BOM count and layout area for PoE endpoints. |
| Programmable inrush current limiting | Enables compatibility with non-compliant legacy PSEs by limiting startup surge to ≤250 mA. |
| Current-mode PWM with slope compensation | Stabilizes inner current loop across full duty cycle range; avoids subharmonic oscillation in CCM operation. |
| 50% duty cycle limitation | Meets safety requirements for flyback topologies where max on-time must not exceed half switching period. |
| Isolation switch with <500 mΩ RDS(ON) | Reduces conduction loss during PD detection/classification; improves overall system efficiency. |
Applications
| VoIP Phones | IP Cameras |
|---|---|
Use Scenario: Power-over-Ethernet enabled desk phone drawing 5–10 W for audio processing, display, and network interface. IC Role / Device Role / Timing Role: MCZ34670EGR2 acts as the primary PD interface and DC/DC controller, managing PoE handshaking and regulating 5 V/3.3 V rails from 48 V PoE input. Use Value: Single-chip solution reduces component count by >12 parts versus discrete PD + controller designs; supports Class 2 (6.49 W) operation with <500 mΩ isolation switch loss. | Use Scenario: Outdoor surveillance camera requiring robust PoE startup under cold ambient (-40°C) and transient line conditions. IC Role / Device Role / Timing Role: MCZ34670EGR2 performs signature detection, Class 3 classification (12.95 W), and controls flyback converter with 225 kHz switching and soft-start ramp. Use Value: Adjustable UVLO (25–50 V) ensures reliable startup even with long cable voltage drop; thermal shutdown (150–180 °C) protects against enclosure overheating. |
| Wireless Access Points | Networked Sensors |
Use Scenario: Dual-band 802.11ac AP powered via single Ethernet cable, requiring stable 12 V/1 A and 3.3 V/2 A outputs. IC Role / Device Role / Timing Role: MCZ34670EGR2 manages PoE negotiation and drives external MOSFET in forward converter topology with optocoupler feedback for isolation. Use Value: COMP/FB pins support isolated regulation using TL431 + optocoupler; 1.2 V reference accuracy enables ±2% output voltage tolerance. | Use Scenario: Industrial IoT sensor node deployed in factory environments with EMI-rich 100 m Ethernet runs and variable PSE quality. IC Role / Device Role / Timing Role: MCZ34670EGR2 provides robust signature detection, programmable inrush limiting (110 mA via 42.2 kΩ), and OVLO protection (66–72 V) against PSE transients. Use Value: Leading-edge blanking (40–60 ns) rejects gate-drive noise on CS pin; RESET output signals MCU on fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT4275AIMSE#TRPBF | Linear Technology part with integrated hot-swap MOSFET (no external FET required); higher quiescent current (120 µA vs. 4.5 mA typical); no adjustable oscillator. | Supports Class 0–4 but lacks programmable inrush limiting; optimized for compact, low-component-count designs where external FET is undesirable. | Select LT4275AIMSE#TRPBF when minimizing external components is critical and 48 V input efficiency is secondary to board space. |
| TPS23753APWPR | Texas Instruments part with integrated DC/DC controller (no external FET gate drive); fixed 250 kHz frequency; includes synchronous rectifier control. | Designed for isolated flyback with integrated transformer driver; lacks independent UVLO/FREQ/ILIM programming pins; targets cost-sensitive consumer PoE devices. | Select TPS23753APWPR when designing non-programmable, high-volume PoE adapters with tight cost targets and no need for custom frequency or inrush tuning. |
Compared with LT4275AIMSE#TRPBF and TPS23753APWPR, MCZ34670EGR2 offers unique flexibility in switching frequency, inrush current, and UVLO thresholds-enabling precise optimization for industrial-grade PoE endpoints where reliability under marginal PSE conditions is essential.
Availability
MCZ34670EGR2 is available at Aetrix Electronics and suitable for VoIP phones, IP cameras, wireless access points, and industrial networked sensors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MCZ34670EGR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in analog, mixed-signal, and power management ICs for automotive, industrial, and communications markets.
The MCZ34670EGR2 belongs to Freescale's Power-over-Ethernet interface product line, designed specifically to simplify IEEE 802.3af-compliant PD implementation in space-constrained, thermally demanding Ethernet-powered equipment.
FAQ
What is the maximum input voltage rating for the MCZ34670EGR2?
The MCZ34670EGR2 has a maximum VPWR rating of 80 V, with overvoltage shutdown triggered at 66–72 V. This allows safe operation with standard 48 V PoE sources while providing margin against transients and long-cable voltage rise. Exceeding 80 V may cause permanent damage per Absolute Maximum Ratings table.
Does the MCZ34670EGR2 require an external MOSFET, and what are its gate drive specifications?
Yes, the MCZ34670EGR2 requires an external N-channel MOSFET. Its GATE pin sources and sinks up to 1.0 A, enabling direct drive of medium-power MOSFETs without buffer stages. Gate drive voltage is referenced to VOUT, and VDD (9.0 V regulated) supplies the driver stage; a minimum 10 µF capacitor must be placed between VDD and VOUT.
How does the MCZ34670EGR2 implement IEEE 802.3af classification for different power classes?
The MCZ34670EGR2 implements classification via the RCLA pin: a resistor between RCLA and VIN sets the classification current (0–44 mA) per IEEE 802.3af Table 7. For example, 475 Ω selects Class 1 (9–12 mA), while 169 Ω selects Class 3 (26–30 mA). The device fully complies with detection, classification, and maintenance power signature requirements.
Can the MCZ34670EGR2 operate with isolated feedback, and how is it configured?
Yes, the MCZ34670EGR2 supports isolated feedback using an optocoupler and shunt regulator (e.g., TL431). In this configuration, FB is tied to VOUT to disable the internal error amplifier, COMP supplies bias current to the optocoupler LED via its internal 5 kΩ pull-up, and regulation occurs on the secondary side. Output accuracy depends on TL431 reference tolerance and resistor divider precision.
What thermal protection features does the MCZ34670EGR2 include, and how do they behave?
The MCZ34670EGR2 includes thermal shutdown that activates at 150–180 °C junction temperature, with 30 °C hysteresis for recovery. When triggered, gate drive is disabled and soft-start capacitor (SS) discharges slowly. Operation resumes only after VSS falls to 0.3 V and temperature drops below the hysteresis threshold-preventing thermal cycling during sustained overload.
MCZ34670EGR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 12.95 W
- Internal Switch(s):
- No
- Auxiliary Sense:
- No
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 60V (Max)
- Current - Supply:
- 4.5mA
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
MCZ34670EGR2 FAQ
1.How can I place an order for MCZ34670EGR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MCZ34670EGR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCZ34670EGR2 reliable?
The price and inventory of MCZ34670EGR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCZ34670EGR2 is usually 5 days.
3.What payment methods are accepted for MCZ34670EGR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCZ34670EGR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCZ34670EGR2?
MCZ34670EGR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCZ34670EGR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCZ34670EGR2?
For technical support, including MCZ34670EGR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCZ34670EGR2 requirements.
6.How does Aetrix verify that MCZ34670EGR2 is sourced from the original manufacturer or authorized distributors?
All MCZ34670EGR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCZ34670EGR2 meets industry standards.
7.What is the process for return or replacement of MCZ34670EGR2?
All MCZ34670EGR2 units undergo pre-shipment inspection (PSI). If there is an issue with MCZ34670EGR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCZ34670EGR2 part is unused and in its original packaging.
Return procedure for MCZ34670EGR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCZ34670EGR2 Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

