Microchip Technology MD1730-V/M2
- Part No.:
- MD1730-V/M2
- Manufacturer:
- Microchip Technology
- Category:
- Power Management - Specialized
- Package:
- 36-VFQFN Exposed Pad
- Datasheet:
-
MD1730-V/M2.pdf
- Description:
- IC ULTRASOUND IMAGING 36VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,834
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MD1730-V/M2 from Microchip Technology is an 8-channel ultra-low phase noise continuous waveform (CW) transmitter with integrated digital beamformer, designed for medical ultrasound Doppler systems. It delivers ±1V to ±6Vp-p CW output swing, -160 dBc/Hz phase noise at 1 kHz offset and 5 MHz, 8-bit per-channel programmable phase delay, and supports up to 250 MHz LVDS/SSTL clock input. It enables high-resolution cardiovascular imaging and fetal heart monitoring.
For engineers reviewing the MD1730-V/M2 datasheet, MD1730-V/M2 pinout, MD1730-V/M2 application, or MD1730-V/M2 equivalent, key selection criteria include CW output voltage range, phase noise performance at Doppler frequencies, SPI-controlled beamforming resolution, clock buffer enable flexibility, and thermal pad–based thermal management in compact VQFN packaging.
Technical Context
The MD1730-V/M2 implements a dedicated low-noise analog output path with matched PFET/NFET output stages (RON = 7.5 Ω / 6.5 Ω typ), dual independent 2.5V single-ended clock buffers (CKB0/CKB1) with 40–250 MHz output range, and a high-speed 200 MHz SPI interface supporting daisy-chain and broadcast modes. Its phase delay resolution is 1 clock cycle (e.g., 6.25 ns at 160 MHz input), enabling 11.25° angular beam steering resolution.
Operation requires five distinct supply rails: +2.5V (VLL), +5V (VDD), +10V (VGP), -10V (VGN), and programmable ±1V to ±6V CW supplies (VCW+/VCW−). The EN pin controls core logic and regulators but not clock buffers, which are independently enabled via CBE0/CBE1 pins - enabling asynchronous clock distribution control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CW Output Swing | ±1V to ±6Vp-p; supports direct drive of piezoelectric transducers without external HV amplification in portable ultrasound systems. |
| Phase Noise | -160 dBc/Hz @ 1 kHz offset, 5 MHz CW; meets stringent Doppler spectral purity requirements for blood flow velocity discrimination. |
| SPI Speed | Up to 200 MHz; enables sub-microsecond register updates for real-time beam steering during scan line acquisition. |
| Input Clock Support | LVDS/SSTL or single-ended LVCMOS 2.5V, 40–250 MHz; allows flexible integration with FPGA or ASIC clock sources in multi-chip ultrasound front-ends. |
| Beamforming Resolution | 8-bit per-channel phase delay (0–255 cycles); provides ≤6.25 ns timing resolution at 160 MHz clock, enabling fine-grained spatial focusing. |
| Supply Rails | +2.5V (logic), +5V (core), +10V/-10V (HV bias), ±1V to ±6V (CW output); decoupling specified per pin (1 µF/2.2 µF) for noise-sensitive analog paths. |
| Package | 36-pin 6×6×0.9 mm VQFN with exposed thermal pad (EP); optimized for thermal dissipation in high-density medical PCBs. |
Pinout & Package
MD1730-V/M2 uses a 36-lead 6×6×0.9 mm VQFN package with exposed thermal pad (EP) that must be connected to GND for thermal and electrical integrity. Pin numbering follows standard top-down, counter-clockwise layout starting from top-left corner (Pin 1 = EN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Global device enable | Assert high to activate SPI, internal regulators, and CW output path; clock buffers remain operational regardless of EN state. |
| CLKP/CLKN (Pins 2,3) | Differential clock input | Accepts LVDS/SSTL or single-ended LVCMOS 2.5V; supports up to 250 MHz system clock for precise timing reference. |
| VLL (Pin 4), VDD (Pin 6), VGP (Pin 32), VGN (Pins 14,34) | Power supply inputs | Separate rails for logic (+2.5V), core (+5V), positive HV bias (+10V), and negative substrate (-10V); each requires dedicated decoupling. |
| VCW+/VCW− (Pins 16–18,28–30) | CW output supply terminals | Programmable ±1V to ±6V supplies; each pair powers four CW outputs (e.g., VCW+1/VCW−1 for CW0–CW3) with individual 1 µF decoupling. |
| CW0–CW7 (Pins 19–27,29) | Eight CW waveform outputs | High-voltage, low-RON outputs capable of ±300 mA peak current; each supports independent high-Z disable via HIZ[7:0] register. |
| SCK/CSN/SDI/SDO (Pins 7–10) | SPI interface | 200 MHz-capable 4-wire interface; supports daisy-chain and broadcast write modes for multi-device synchronization. |
| CBE0/CBE1 (Pins 11,35), CKB0/CKB1 (Pins 12,34) | Independent clock buffer control/output | Enable/disable each 2.5V clock buffer separately; eliminates need for external buffers when driving pulser retiming clocks (e.g., HV7321). |
| TXRW (Pin 13) | CW transmission trigger | Edge-triggered start signal; initiates simultaneous CW output on all enabled channels after programmed latency (2-clock-cycle minimum). |
| EP (Pin 37) | Exposed thermal pad | Must be soldered to solid GND plane; provides primary thermal path (θJB = 6.4°C/W) and reduces junction temperature in continuous CW operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low phase noise output path | Optimized analog routing and matched FET output stage achieve -160 dBc/Hz @ 1 kHz offset, critical for Doppler signal-to-noise ratio in blood flow detection. |
| Per-channel 8-bit programmable phase delay | Enables digital beam steering with ≤6.25 ns resolution at 160 MHz clock, allowing dynamic focus adjustment across scan lines without mechanical movement. |
| Dual independent clock buffers | CKB0/CKB1 provide buffered 2.5V clock outputs with separate CBE0/CBE1 enables - simplifies clock tree design and reduces component count in multi-transmitter arrays. |
| 200 MHz SPI with broadcast/daisy-chain modes | Reduces configuration time for multi-MD1730 systems: broadcast mode writes identical registers to all daisy-chained devices in one transaction. |
| Multi-rail supply architecture | Isolates noise-sensitive analog CW outputs (VCW±) from digital logic (VLL) and HV bias (VGP/VGN), minimizing crosstalk in mixed-signal ultrasound front-ends. |
| Thermally enhanced VQFN package | 6×6 mm footprint with exposed thermal pad (θJB = 6.4°C/W) maintains <85°C junction temperature under full 8-channel ±6V CW operation at +25°C ambient. |
Applications
| Cardiovascular Ultrasound Imaging | Fetal Heart Rate Monitoring |
|---|---|
|
Use Scenario: Real-time B-mode and Doppler imaging of cardiac chambers, valves, and blood flow dynamics in handheld or cart-based systems. IC Role / Device Role / Timing Role: Primary CW transmitter generating synchronized 2–10 MHz Doppler waveforms across 8 transducer elements with sub-ns channel-to-channel skew. Use Value: -160 dBc/Hz phase noise ensures accurate velocity estimation down to <1 cm/s, enabling early detection of valvular regurgitation and stenosis. |
Use Scenario: Portable fetal Doppler devices detecting and displaying maternal abdominal heart sounds with audible output and visual waveform. IC Role / Device Role / Timing Role: Low-power CW source driving small-aperture transducers at 2–3 MHz with programmable beam directionality for optimal signal capture. Use Value: ±1V to ±6V output swing allows direct matching to transducer impedance without external HV gain stages, reducing BOM cost and board area. |
| Ultrasound Flow Metering | Programmable Array Pattern Generator |
|
Use Scenario: Industrial non-invasive flow measurement in pipes using transit-time or Doppler shift principles with phased-array transducers. IC Role / Device Role / Timing Role: Precision CW source providing stable, low-jitter excitation signals to multiple transducer pairs for differential velocity calculation. Use Value: 8-bit per-channel phase delay enables electronic beam steering to optimize acoustic coupling angle across varying pipe diameters and fluid densities. |
Use Scenario: R&D test equipment generating arbitrary CW patterns for characterizing transducer arrays, acoustic lenses, or beamforming algorithms. IC Role / Device Role / Timing Role: Programmable waveform generator with independent frequency (via CWFD[7:0]) and phase (via PHD[7:0]) control per channel. Use Value: SPI broadcast mode allows rapid reconfiguration of multi-device arrays - e.g., updating all 64 channels of eight MD1730s in one SPI transaction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CW transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Texas Instruments AFE5809 | Integrated 8-channel LNA/VGA/ADC front-end with embedded CW excitation; no standalone CW transmitter mode; requires external HV drivers for ±6V output. | Targeted at receive-focused systems needing digitization; less suitable for pure CW transmit-only architectures requiring minimal latency. | Select AFE5809 only if system requires simultaneous transmit/receive capability and on-chip digitization - MD1730-V/M2 remains superior for low-latency, high-fidelity CW-only excitation. |
| Analog Devices AD9106 | 4-channel DAC-based arbitrary waveform generator; CW generation requires firmware waveform synthesis; no integrated beamformer or ultra-low phase noise analog path. | Better suited for multi-frequency swept-CW or pulsed-Doppler; lacks native per-channel phase delay hardware and -160 dBc/Hz phase noise optimization. | Choose AD9106 for flexible multi-tone or chirp-based Doppler, but MD1730-V/M2 delivers lower phase noise and deterministic timing for clinical-grade continuous-wave Doppler. |
Compared with AFE5809 and AD9106, MD1730-V/M2 provides dedicated, hardware-accelerated CW beamforming with industry-leading phase noise and zero-software latency - making it the optimal choice for high-performance medical Doppler transmitters where spectral purity and timing determinism are critical.
Availability
MD1730-V/M2 is available at Aetrix Electronics and suitable for cardiovascular ultrasound imaging, fetal Doppler monitoring, and industrial flow metering requiring stable component supply, long-term lifecycle support, and traceable sourcing for Class II medical device manufacturing.
Supply support for MD1730-V/M2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and timing solutions, serving automotive, industrial, medical, and communications markets with ISO 9001-certified manufacturing and global distribution.
The MD1730-V/M2 belongs to Microchip's medical ultrasound analog front-end product line, engineered specifically for high-fidelity continuous-wave Doppler transmission with ultra-low phase noise, integrated beamforming, and robust multi-rail power management.
FAQ
What is the maximum clock frequency supported by MD1730-V/M2 for CW output generation?
The MD1730-V/M2 accepts input clock frequencies from 40 MHz to 250 MHz on its CLKP/CLKN pins. When using the internal frequency divider (CWFD[7:0]), the resulting CW output frequency ranges from fCLK/512 to fCLK/2 - enabling precise 5 MHz CW output from a 160 MHz clock, as validated in DS20005586B. This range ensures compatibility with common FPGA and ASIC clock sources in ultrasound systems.
How does the MD1730-V/M2 achieve -160 dBc/Hz phase noise at 5 MHz?
The MD1730-V/M2 achieves -160 dBc/Hz phase noise through a dedicated low-noise analog output path featuring matched PFET/NFET output stages (RON = 7.5 Ω / 6.5 Ω typ), isolated multi-rail supplies (VGP/VGN/VCW±), and minimized signal path parasitics in the 6×6 mm VQFN package. This architecture is validated in Figure 2-13 of the DS20005586B datasheet under 5 MHz CW operation at 1 kHz offset.
Can MD1730-V/M2 drive piezoelectric transducers directly without external HV amplifiers?
Yes - the MD1730-V/M2 supports ±1V to ±6Vp-p CW output swing and ±300 mA peak output current per channel, enabling direct drive of typical 50–200 Ω piezoelectric transducers used in portable and handheld ultrasound systems. Its low RON output stage (7.5 Ω typ) minimizes voltage droop under load, as confirmed in Table 1-4 of DS20005586B.
What is the function of the CBE0 and CBE1 pins on MD1730-V/M2?
CBE0 and CBE1 are independent enable inputs for the two integrated 2.5V single-ended clock buffers (CKB0 and CKB1). When CBEn = 0, the corresponding buffer is disabled; when high, it outputs a buffered version of the internal clock. This allows asynchronous control of auxiliary clock distribution - for example, enabling CKB0 to drive an HV pulser while keeping CKB1 disabled to reduce power - without affecting MD1730-V/M2 core operation.
Does MD1730-V/M2 support daisy-chaining multiple devices for synchronized beamforming?
Yes - the MD1730-V/M2 supports both daisy-chain and broadcast SPI modes. In daisy-chain mode (SPIB = 0), SDI of Device 1 connects to SDO of Device 2, enabling sequential register access. In broadcast mode (SPIB = 1), a single SPI transaction writes identical values to the same register across all daisy-chained MD1730-V/M2 devices - essential for synchronized phase delay updates across large transducer arrays.
MD1730-V/M2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 36-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Ultrasound Imaging
- Current - Supply:
- -
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-SQFN (6x6)
MD1730-V/M2 FAQ
1.How can I place an order for MD1730-V/M2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MD1730-V/M2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MD1730-V/M2 reliable?
The price and inventory of MD1730-V/M2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MD1730-V/M2 is usually 5 days.
3.What payment methods are accepted for MD1730-V/M2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MD1730-V/M2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MD1730-V/M2?
MD1730-V/M2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MD1730-V/M2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MD1730-V/M2?
For technical support, including MD1730-V/M2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MD1730-V/M2 requirements.
6.How does Aetrix verify that MD1730-V/M2 is sourced from the original manufacturer or authorized distributors?
All MD1730-V/M2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MD1730-V/M2 meets industry standards.
7.What is the process for return or replacement of MD1730-V/M2?
All MD1730-V/M2 units undergo pre-shipment inspection (PSI). If there is an issue with MD1730-V/M2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MD1730-V/M2 part is unused and in its original packaging.
Return procedure for MD1730-V/M2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MD1730-V/M2 Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

