Microchip Technology MEC1404-NU
- Part No.:
- MEC1404-NU
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 128-TQFP
- Datasheet:
-
MEC1404-NU.pdf
- Description:
- IC MEC 128K SRAM 128VTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1404-NU from Microchip Technology is a 32-bit ACPI-compliant embedded controller (EC) for notebook and tablet platforms, integrating a MIPS32 M14K™ core, 128 kB code+data SRAM, LPC host interface, 106 GPIOs, and support for keyboard matrix scan (18×8), SMBus (6 ports), PS/2 (2 controllers), and eSPI (not enabled in this variant). It operates at 3.3V with VTR/VBAT dual-power planes and delivers system power management, thermal monitoring, and fan control in ultra-low-power sleep states.
For engineers reviewing the MEC1404-NU datasheet, MEC1404-NU pinout, MEC1404-NU application, or MEC1404-NU equivalent, key selection criteria include LPC interface compatibility, 128 VTQFP package constraints, 32 kHz RTC/week timer accuracy, secure boot ROM loader with AES-128, and integrated PECI 3.0 for CPU thermal telemetry - all critical for Windows Connected Standby and Intel Platform Environment design validation.
Technical Context
The MEC1404-NU implements a tightly coupled MIPS32 M14K microcontroller core with microMIPS instruction set, programmable clock frequencies (48/12/3/1 MHz), and deep-sleep debug support via 2-wire ICSP and Trace FIFO Debug Port (TFDP). Its vectored interrupt controller manages 32+ maskable hardware wake-up sources including GPIO edges, RTC alarms, and PS/2 activity.
It integrates a full LPC 1.1 interface with decoded I/O and memory cycles, supports CLKRUN#, SERIRQ, SMI#, and EC_SCI# signals, and operates across 19.2–33 MHz bus clocks. The embedded subsystem includes dual 16-bit auto-reloading timers, a 32-bit RTOS timer running continuously on 32 kHz, hibernation timer with 0.5 ms–128 min wakeup range, and week timer with sub-second alarm resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | MIPS32 M14K™ with microMIPS support and 48/12/3/1 MHz configurable clock |
| Host Interface | LPC 1.1 compliant; no eSPI or I2C enabled per product table |
| Memory | 128 kB combined code+data SRAM; 64 B battery-backed SRAM; secure boot ROM loader |
| Power Planes | Dual-supply operation: VTR (standby) and VBAT (battery); supports ACPI 3.0 & PC2001 |
| Timers | Four 16-bit auto-reload timers; 32-bit RTOS timer (32 kHz, runs in all sleep states); hibernation & week timers |
| I/O Peripherals | 106 GPIOs; 18×8 keyboard matrix scan; 6 SMBus 2.0 ports; 2 PS/2 controllers; 8 PWM outputs; 2 tachometer inputs |
| Analog Interfaces | 8-channel 10-bit ADC (±0.5 LSB INL/DNL); 2-channel 8-bit DAC; two 8-bit comparators |
Pinout & Package
MEC1404-NU is housed in a 128-pin Very Thin Quad Flat Package (VTQFP), RoHS-compliant, with 0.4 mm pitch and exposed thermal pad. Pin functions are fully multiplexed and configured by firmware via GPIO control registers; default power-on state sets all host interface pins to GPIO inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD[0:3] | LPC Address/Data Bus | Time-multiplexed 4-bit bidirectional data/address lines for LPC I/O and memory cycles |
| LFRAME_N | LPC Frame Signal | Active-low strobe indicating start of LPC cycle; required for host-to-EC communication |
| LPC_PD_N | LPC Power-Down | Input enabling low-power mode when asserted; triggers VTR-only operation |
| SERIRQ | Serialized Interrupt Request | Open-drain shared interrupt line for SCI, SMI, and PME events per ACPI specification |
| CLKRUN | CLKRUN# Control | Output enabling host to request clock generation during low-power states |
| RSMRST# | Resume Reset | GPIO-configurable output deasserted by firmware to signal EC readiness to host after boot |
| KSI[0:7]/KSO[0:17] | Keyboard Scan Interface | Configurable as 8 input rows / 18 output columns for 18×8 matrix; supports PreDrive mode |
| VCI_IN[0:1]#, VCI_OUT | VBAT-Powered Control Interface | Three dedicated VBAT-powered pins for power-button, charger detect, and override signaling |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot ROM Loader | Supports CRC-32 and AES-128 encrypted firmware images; enables crisis recovery over keyboard scan pins |
| Connected Standby Support | Full peripheral operation (SMBus, GPIO, RTC, timers) under VTR/VBAT power; maintains system wake capability |
| PECI 3.0 Interface | Dedicated hardware block for direct CPU thermal telemetry without host CPU involvement |
| Port 80 BIOS Debug Port | Two assignable LPC I/O addresses with 24-bit timestamp and 16-entry FIFO for real-time boot diagnostics |
| Hardware DMA Controller | 7-channel DMA supporting SMBus, SPI, and memory-to-memory transfers with CRC-32 on channel 0 |
Applications
| Windows Notebook Power Management | Intel Platform Environment (IPE) Compliance |
|---|---|
Use Scenario: Managing S0ix/S3/S5 transitions, battery charging logic, thermal throttling, and lid-open detection in ultrabook designs. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI-defined power states, coordinating with PCH via LPC, and maintaining real-time RTC/week timer during VBAT-only operation. Use Value: Enables instant-on resume, sub-5 µA standby current in S5, and precise 32.768 kHz timing for hibernation wake windows (0.5 ms–128 min). |
Use Scenario: Validating platform compliance with Intel's Platform Environment specifications for client systems. IC Role / Device Role / Timing Role: Provides PECI 3.0 telemetry, SMBus-based sensor interfacing, and standardized LPC register map for host-side firmware validation. Use Value: Delivers certified thermal data to Intel RAS tools, supports Intel Dynamic Platform & Thermal Framework (DPTF), and enables OEM-specific BIOS extensions via mailbox interface. |
| Keyboard & Peripheral Subsystem Control | Thermal/Fan Management System |
Use Scenario: Driving 18×8 keyboard matrix, managing PS/2 mouse/keyboard, and handling LED breathing effects for status indication. IC Role / Device Role / Timing Role: Emulates 8042 keyboard controller with Fast GATEA20/CPU_RESET; provides three independent LED PWM controllers with piecewise-linear waveform shaping. Use Value: Eliminates discrete keyboard controller; supports simultaneous PS/2 edge wake and LED animation during EC sleep states. |
Use Scenario: Closed-loop fan speed control using tachometer feedback and thermistor voltage sensing via ADC/comparators. IC Role / Device Role / Timing Role: Reads 8-channel 10-bit ADC (thermistors, VRMs), processes data with firmware PID, and drives 8 PWM outputs with 16-bit ON/OFF counters. Use Value: Achieves <±1°C thermal measurement accuracy (±0.5 LSB INL/DNL) and fan response latency <100 µs via hardware DMA and dedicated PWM timers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1406-NU | 160 kB code+data SRAM (vs. 128 kB); identical 128-VTQFP package and LPC interface | Higher firmware complexity tolerance; larger bootloader and feature-rich EC firmware deployment | Select when >128 kB SRAM is required for multi-sensor fusion or extended BIOS extension logic |
| MEC1414-NU | Adds Intel eSPI 1.1 interface (replaces LPC); same 128 kB SRAM and 128-VTQFP package | Required for newer Intel platforms mandating eSPI; incompatible with legacy LPC-only motherboards | Choose only for eSPI-based designs; not drop-in compatible due to pin function reassignment and protocol stack differences |
Compared with MEC1404-NU, MEC1406-NU offers +32 kB SRAM for expanded firmware features without layout change, while MEC1414-NU replaces LPC with eSPI - requiring PCB redesign and firmware stack migration but enabling next-generation platform compliance.
Availability
MEC1404-NU is available at Aetrix Electronics and suitable for notebook power management, thermal control, and keyboard subsystem applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MEC1404-NU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and connectivity solutions, serving automotive, industrial, consumer, and computing markets with vertically integrated silicon and development tools.
The MEC140x/1x family is designed specifically for PC embedded controller roles in notebooks and tablets, delivering ACPI-compliant power management, secure firmware execution, and mixed-signal peripheral integration in a single-chip solution.
FAQ
What host interface does the MEC1404-NU support?
The MEC1404-NU supports only the LPC 1.1 host interface - not eSPI or I2C. This is confirmed in the "Products" table on page 3 of DS00001956E, where MEC1404-NU lists "• LPC • I2C" under Host Interfaces but explicitly omits eSPI. Its pin configuration defaults to LPC alternate functions (e.g., LAD0–LAD3, LFRAME_N, LPC_PD_N), and firmware must initialize GPIO control registers accordingly. MEC1404-NU does not support eSPI clock or alert signals.
Does the MEC1404-NU include secure boot functionality?
Yes, the MEC1404-NU includes a Secure Boot ROM Loader that validates firmware images using CRC-32 and AES-128 encryption before loading into SRAM. It supports up to four code images in shared flash and enables crisis recovery over keyboard matrix scan pins - a documented feature in the "Common Features" section of DS00001956E. This ensures tamper-resistant firmware updates and field recovery without external programming hardware.
What is the maximum ADC resolution and accuracy of the MEC1404-NU?
The MEC1404-NU integrates an 8-channel, 10-bit ADC with ±0.5 LSB integral non-linearity (INL) and ±0.5 LSB differential non-linearity (DNL), achieving conversion in 10 µs. These values are specified in the "ADC Interface" subsection on page 2 of DS00001956E. Accuracy is maintained across temperature and supply variations, and the ADC supports external analog voltage reference for improved precision in thermal sensing applications.
Can the MEC1404-NU operate in Connected Standby mode?
Yes, the MEC1404-NU is explicitly designed for Connected Standby (S0ix) operation. It maintains full functionality of SMBus ports, GPIOs, RTC, timers, and PECI 3.0 while powered solely by VTR and VBAT supply planes. The datasheet confirms "Connected Standby Support" as a common feature and specifies low standby current in sleep mode - enabling continuous sensor monitoring and wake-event responsiveness without main system power.
What package type and pin count does the MEC1404-NU use?
The MEC1404-NU uses a 128-pin Very Thin Quad Flat Package (VTQFP), RoHS-compliant, as stated in the "Package" section on page 2 of DS00001956E and confirmed in the "Products" table. It is distinct from the 144-WFBGA option used by MEC1404-SZ. The VTQFP package features 0.4 mm pitch and an exposed thermal pad, optimized for notebook motherboard layouts requiring manual rework and thermal dissipation control.
MEC1404-NU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 128-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- MIPS32® M14K™
- Program Memory Type:
- External Program Memory
- Controller Series:
- -
- RAM Size:
- 128K x 8
- Interface:
- I2C, LPC, SMBus, SPI, UART
- Number of I/O:
- 106
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 128-VTQFP (14x14)
MEC1404-NU FAQ
1.How can I place an order for MEC1404-NU through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1404-NU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1404-NU reliable?
The price and inventory of MEC1404-NU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1404-NU is usually 5 days.
3.What payment methods are accepted for MEC1404-NU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1404-NU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1404-NU?
MEC1404-NU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1404-NU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1404-NU?
For technical support, including MEC1404-NU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1404-NU requirements.
6.How does Aetrix verify that MEC1404-NU is sourced from the original manufacturer or authorized distributors?
All MEC1404-NU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1404-NU meets industry standards.
7.What is the process for return or replacement of MEC1404-NU?
All MEC1404-NU units undergo pre-shipment inspection (PSI). If there is an issue with MEC1404-NU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1404-NU part is unused and in its original packaging.
Return procedure for MEC1404-NU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1404-NU Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

