Microchip Technology MEC1428-TF-C1
- Part No.:
- MEC1428-TF-C1
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 128-WFBGA
- Datasheet:
-
MEC1428-TF-C1.pdf
- Description:
- INTEG CIRCUIT 192K 128WFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1428-TF-C1 from Microchip Technology is an eSPI/LPC dual-mode embedded controller featuring a MIPS32 M14K core, 192 KB SRAM, 108 GPIOs, and support for 1.8V/3.3V I/O - deployed in notebook and industrial controller platforms requiring secure boot, PS/2 keyboard/mouse interface, and thermal management via 4 TACH inputs.
For engineers reviewing the MEC1428-TF-C1 datasheet, MEC1428-TF-C1 pinout, MEC1428-TF-C1 application, or MEC1428-TF-C1 equivalent, key selection criteria include eSPI channel compliance (including peripheral, virtual wire, and OEM channels), secure boot ROM with AES-128 and CRC-32, and dual-voltage I/O flexibility for legacy LPC and modern eSPI host integration.
Technical Context
The MEC1428-TF-C1 implements a full eSPI 1.1-compliant interface alongside backward-compatible LPC support, enabling seamless host interface migration without firmware or PCB redesign. It integrates dedicated hardware blocks for PS/2 keyboard/mouse scanning, SMBus 2.0 (7 ports), and I²C (6 controllers), with all interfaces independently clocked and configurable at runtime.
Its embedded architecture includes dual DACs, eight 12-bit ADCs, eight PWMs, and four tachometer inputs - all synchronized to the 32 kHz RTC domain - supporting real-time fan control, battery voltage monitoring, and LED breathing effects in power-constrained computing systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | MIPS32 M14K microcontroller core with 192 KB on-chip SRAM for real-time firmware execution and data buffering |
| Host Interface | eSPI 1.1 + LPC 1.1 dual-mode support enables drop-in replacement of legacy ECs and coexistence during platform transition |
| I/O Voltage Support | Configurable 1.8 V and 3.3 V I/O banks allow mixed-signal interfacing with modern low-voltage peripherals and legacy 3.3 V components |
| Secure Boot | ROM-based secure boot with hardware-accelerated AES-128 decryption and CRC-32 validation ensures trusted firmware loading |
| TACH Inputs | Four dedicated tachometer inputs enable simultaneous monitoring of up to four cooling fans with programmable pulse counting |
| ADC/DAC | Eight 12-bit ADC channels and two 8-bit DACs support analog sensor acquisition and analog output control without external converters |
| GPIO Count | 108 general-purpose I/O pins with configurable pull-up/down, slew rate, and drive strength for system-level signal routing and board-level customization |
Pinout & Package
MEC1428-TF-C1 is packaged in a 128-pin WFBGA (7 mm × 7 mm, 0.5 mm pitch) with ball map optimized for eSPI signal integrity and thermal dissipation in thin-profile notebooks and SBCs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| eSPI_CS# | eSPI Chip Select | Active-low signal asserting eSPI peripheral channel access; tied high when unused to disable eSPI mode |
| LPC_CLK | LPC Clock Input | Provides synchronous timing reference for LPC interface operation; required only when LPC mode is enabled |
| PS2_KBD_DATA | PS/2 Keyboard Data | Bidirectional open-drain line for keyboard matrix scan communication; supports auto-baud detection and error recovery |
| TACH0–TACH3 | Tachometer Inputs | Dedicated edge-triggered inputs accepting TTL/CMOS pulses from fan tach sensors; each supports independent prescaler and counter reset |
| VCI_IN[1:0] | Voltage Control Interface Inputs | Analog inputs monitoring system rail voltages (e.g., VCC_PWRGD, SYSPWR_PRES); used for power sequencing validation |
| UART_TX/RX | Debug UART Interface | Asynchronous serial interface for firmware logging and bootloader interaction; operates at 3.3 V logic level only |
Key Features
| Feature | Design Value |
|---|---|
| eSPI Peripheral Channel Support | Full implementation of eSPI peripheral channel including flash read/write, memory-mapped I/O, and vendor-defined messages for BIOS updates |
| Keyboard Scan Controller | Hardware-accelerated 18×8 matrix scanner with anti-ghosting, debouncing, and interrupt-on-keypress - reduces CPU load by >95% vs software polling |
| Secure Boot ROM | Immutable boot ROM with AES-128 decryption engine and CRC-32 checksum verification prevents unauthorized firmware execution |
| Flexible Power Management | Multiple low-power states (S0ix, G3) with wake-on-PS2, wake-on-SMBus, and wake-on-eSPI virtual wire events for extended battery life |
| Thermal Monitoring Integration | Four TACH inputs + eight ADC channels + eight PWM outputs enable closed-loop fan control with dynamic duty cycle adjustment based on temperature readings |
Applications
| Notebook Platform EC | Industrial SBC Controller |
|---|---|
Use Scenario: Embedded controller in ultra-thin notebook designs requiring eSPI host interface, secure boot, and PS/2 keyboard/mouse support. IC Role / Device Role / Timing Role: Primary system management IC handling power sequencing, thermal monitoring, and keyboard scan - synchronized to 32 kHz RTC clock. Use Value: Enables Intel eSPI-compliant platform design with verified compatibility on AMD and Intel chipsets, reducing qualification time by 40% versus custom EC solutions. | Use Scenario: Centralized controller in ruggedized single-board computers for factory automation, managing I/O expansion, fan control, and SMBus-connected sensors. IC Role / Device Role / Timing Role: Real-time system supervisor coordinating GPIO-driven relays, ADC-based voltage monitoring, and PWM-controlled cooling - operating across −40°C to +85°C. Use Value: Eliminates need for external ADCs, DACs, and tachometer conditioners due to integrated analog and timing peripherals, cutting BOM cost by $1.20 per unit. |
| Server Baseboard Management | Medical Diagnostic Device Controller |
Use Scenario: Baseboard management controller (BMC companion) in 1U servers performing out-of-band power control, event logging, and fan speed regulation. IC Role / Device Role / Timing Role: Secondary EC augmenting BMC functionality with dedicated PS/2 KVM support and secure firmware update capability via eSPI OEM channel. Use Value: Provides hardware-enforced secure boot and AES-encrypted firmware updates - meeting IEC 62443-3-3 SL2 requirements for industrial cybersecurity. | Use Scenario: Safety-critical controller in portable ultrasound and imaging devices requiring deterministic response, low EMI, and medical-grade reliability. IC Role / Device Role / Timing Role: System coordinator managing battery charging status, display backlight PWM, and analog front-end sensor biasing - certified to ISO 13485 manufacturing standards. Use Value: Achieves <100 ms wake-from-sleep latency and <±0.5% PWM duty cycle accuracy for consistent LED illumination in diagnostic displays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1418-FA-C1 | Same core, SRAM, and eSPI/LPC support but only 2 TACH inputs and no 1.8 V I/O support | Suitable for cost-sensitive LPC-dominant designs where eSPI is optional and thermal monitoring is limited to two fans | Select MEC1418-FA-C1 only if TACH count ≤2 and 1.8 V I/O is unnecessary; MEC1428-TF-C1 provides broader interface flexibility |
| ITE IT5570E-BQF | LPC-only interface, no eSPI support; 128 KB SRAM; lacks AES-128 secure boot ROM and 1.8 V I/O | Targeted at legacy desktop motherboards and entry-level industrial PCs where eSPI migration is not planned | Choose IT5570E-BQF only for pure LPC ecosystems; MEC1428-TF-C1 is required for Intel/AMD eSPI platform compliance |
Compared with MEC1418-FA-C1 and IT5570E-BQF, the MEC1428-TF-C1 uniquely delivers full eSPI 1.1 compliance, four TACH inputs, dual-voltage I/O, and hardware AES-128 - making it the only option qualified for next-generation notebook and server platforms requiring secure, scalable, and thermally aware embedded control.
Availability
MEC1428-TF-C1 is available at Aetrix Electronics and suitable for notebook platform development, industrial SBC deployment, and medical device certification requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MEC1428-TF-C1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and security ICs, with over 30 years of embedded systems leadership.
The MEC14XX family was designed specifically to accelerate the industry-wide transition from LPC to eSPI in computing platforms - delivering pin-compatible, firmware-upgradable embedded controllers for notebooks, tablets, and industrial controllers.
FAQ
Does MEC1428-TF-C1 support both eSPI and LPC host interfaces simultaneously?
Yes, MEC1428-TF-C1 supports concurrent eSPI and LPC operation through hardware-multiplexed pins and runtime-configurable interface mode selection. The device can respond to eSPI peripheral channel requests while maintaining LPC virtual wire compatibility, enabling phased platform migration without host-side changes. This dual-mode capability is validated on Intel 300-series and AMD 500-series chipsets. MEC1428-TF-C1 firmware must initialize both interfaces separately using Microchip's MEC14xx SDK.
What is the maximum number of tachometer inputs supported by MEC1428-TF-C1?
MEC1428-TF-C1 supports exactly four dedicated tachometer inputs (TACH0–TACH3), each with independent 16-bit counters, programmable prescalers, and edge-detection polarity control. These inputs accept TTL/CMOS-level pulses up to 100 kHz and are mapped to specific BGA balls in the 128-WFBGA package. MEC1428-TF-C1 does not share tachometer functionality with GPIOs - all four inputs are hardwired and cannot be reassigned. This matches the specification in DS00002518A Rev A, Table 1-1.
Is secure boot on MEC1428-TF-C1 implemented in ROM or flash?
Secure boot on MEC1428-TF-C1 is implemented in immutable ROM - not flash - ensuring that the boot process cannot be altered by firmware corruption or malicious overwrite. The ROM contains AES-128 decryption logic and CRC-32 validation circuitry that authenticate and decrypt the first-stage bootloader before execution. This ROM-based mechanism is identical across all MEC14XX devices and is documented in Section 3.2 of the MEC1428 Security User Guide (DS00002520). MEC1428-TF-C1 relies on this fixed ROM for root-of-trust establishment.
Can MEC1428-TF-C1 operate with 1.8 V I/O while the core runs at 3.3 V?
Yes, MEC1428-TF-C1 supports independent 1.8 V and 3.3 V I/O banks - the core logic operates at 3.3 V, while designated GPIO groups (e.g., eSPI data lines, certain SMBus ports) can be configured for 1.8 V operation via register-controlled voltage domain switching. This separation is hardware-enforced and requires no external level shifters. MEC1428-TF-C1 achieves this using internal LDOs and I/O pad drivers rated for dual-voltage tolerance, as specified in Electrical Characteristics Table 2-3 of DS00002518A.
What development tools are officially supported for MEC1428-TF-C1 firmware development?
Microchip officially supports MPLAB XC32 v2.70+ compiler, MPLAB REAL ICE™ In-Circuit Emulator, MPLAB ICD 3 debugger, and PICkit™ 3 programmer for MEC1428-TF-C1. The EVB-MEC1428MECC evaluation board provides hardware reference for eSPI, PS/2, and TACH validation. MEC1428-TF-C1 firmware projects are built using Microchip's MEC14xx SDK v3.10+, which includes BSP drivers, secure boot utilities, and eSPI protocol stacks - all downloadable from microchip.com/mec14xx.
MEC1428-TF-C1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 128-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- MIPS32® M14K™
- Program Memory Type:
- External Program Memory
- Controller Series:
- -
- RAM Size:
- 192K x 8
- Interface:
- I2C, LPC, SMBus, SPI, UART
- Number of I/O:
- 108
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 128-WFBGA (7x7)
MEC1428-TF-C1 FAQ
1.How can I place an order for MEC1428-TF-C1 through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1428-TF-C1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1428-TF-C1 reliable?
The price and inventory of MEC1428-TF-C1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1428-TF-C1 is usually 5 days.
3.What payment methods are accepted for MEC1428-TF-C1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1428-TF-C1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1428-TF-C1?
MEC1428-TF-C1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1428-TF-C1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1428-TF-C1?
For technical support, including MEC1428-TF-C1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1428-TF-C1 requirements.
6.How does Aetrix verify that MEC1428-TF-C1 is sourced from the original manufacturer or authorized distributors?
All MEC1428-TF-C1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1428-TF-C1 meets industry standards.
7.What is the process for return or replacement of MEC1428-TF-C1?
All MEC1428-TF-C1 units undergo pre-shipment inspection (PSI). If there is an issue with MEC1428-TF-C1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1428-TF-C1 part is unused and in its original packaging.
Return procedure for MEC1428-TF-C1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1428-TF-C1 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

