Microchip Technology MEC1701H-C1-SZ
- Part No.:
- MEC1701H-C1-SZ
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 144-WFBGA
- Datasheet:
-
MEC1701H-C1-SZ.pdf
- Description:
- EMBEDDED CONTROLLER 256KB TOTAL
- Quantity:
- Payment:

- Shipping:

Inventory:2,356
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1701H-C1-SZ from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform power management, keyboard scanning, and system control. It integrates 256KB SRAM (configurable as 224KB code + 32KB data), 2KB EEPROM, eSPI/LPC host interface, and hardware cryptographic engines (AES-128/192/256, SHA-1/256/384/512, RSA-2048, ECC-640). It operates with dual voltage support (1.8V/3.3V GPIO/core, 3.3V analog/PLL) and delivers secure boot via immutable Boot ROM.
For engineers reviewing the MEC1701H-C1-SZ datasheet, MEC1701H-C1-SZ pinout, MEC1701H-C1-SZ application, or MEC1701H-C1-SZ equivalent, key selection criteria include eSPI/LPC host interface compatibility, VBAT-backed RTC and 128-byte SRAM, 148 GPIO count with glitch protection, 11-channel PWM fan control with ±3% RPM accuracy, and hardware Root of Trust for firmware authentication.
Technical Context
The MEC1701H-C1-SZ implements a tightly coupled ARM Cortex-M4F core with FPU, NVIC supporting 240 interrupt sources, and debug infrastructure including SWJ-DP, DWT, FPB, ITM, ETM, and TPIU. Its memory subsystem includes 64KB Boot ROM, configurable SRAM blocks, 128-byte VBAT-SRAM, and 2KB EEPROM with 1M write-cycle endurance.
It supports dual host interfaces-Intel eSPI (Peripheral/VW/OOB/Flash channels) and LPC (19–33 MHz, ACPI SCI/SMI#)-with integrated 8042 emulation, five ACPI-ECI instances, and three Embedded Memory Interface (EMI) channels. Power management includes VTR/VBAT standby planes, hibernation timer (0.5ms–128 min wake), and RTC with leap-year/daylight savings support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M4F with FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupt sources |
| SRAM | 256KB total (224KB code + 32KB data), configurable per block; 128-byte VBAT-backed SRAM |
| EEPROM | 2KB, single-byte read/write, 32-byte page size, 1,000,000 write cycles |
| Host Interface | eSPI-compliant (4-channel) and LPC (19–33 MHz, ACPI SCI/SMI#, clock run) |
| Crypto Engines | AES-128/192/256 (ECB/CTR/CBC/OFB), SHA-1/256/384/512, RSA-2048, ECC-640, TRNG (1K-bit FIFO) |
| Fan Control | 11× 16-bit PWM outputs, 3× tach inputs, ±3% RPM accuracy (500–16k RPM), automatic spin-up & aging detection |
| ADC | 10-bit, 16-channel, 1μs conversion time, ±1.5 LSB INL, ±1.0 LSB DNL |
Pinout & Package
MEC1701H-C1-SZ is housed in a 144-pin WFBGA package (RoHS compliant), measuring 10 mm × 10 mm × 0.65 mm, with 0.5 mm ball pitch. The package supports 148 GPIOs (including 6 battery-powered outputs), eSPI/LPC I/O, VBAT/VTR power domains, and dedicated debug pins (SWD/JTAG, TFDP, Port 80).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Runtime power plane (3.3V); enables full-speed operation of core, SRAM, and digital peripherals |
| VBAT | Standby battery supply | Power source for RTC, 128-byte SRAM, week timer, and VCI during S5/S4 sleep states |
| VTR | Standby regulator supply | Enables low-current sleep mode (e.g., eSPI VW channel active, GPIO wake detection) |
| eSPI_CS# / LPC_FRAME# | Host interface select/control | Active-low chip select for eSPI Flash channel or LPC frame signaling; determines host protocol mode at boot |
| GPIO_0–GPIO_147 | Configurable I/O bank | 148 pins supporting 1.8V/3.3V logic, programmable drive strength/slew rate, glitch filtering, and wake capability |
| SWDIO / SWCLK | JTAG/SWD debug interface | Two-pin serial wire debug port enabling full ARM-standard debug access (DAP, DWT, ETM, trace output) |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | Immutable Boot ROM enforces hardware-rooted authentication of SPI Flash firmware images before execution |
| eSPI Host Interface | Full Intel eSPI compliance with Peripheral, Virtual Wire, OOB, and Flash Channel support for modern x86 platforms |
| Hardware Crypto Acceleration | Dedicated AES/SHA/RSA/ECC engines with DMA-linked SRAM access eliminate CPU overhead for TLS, secure boot, and TPM operations |
| VBAT-Powered Real-Time Subsystem | RTC, week timer, alarm, and 128-byte SRAM remain fully functional on battery only-no VCC required |
| 11-Channel Fan Control System | Integrated RPM feedback, spin-up ramping, invalid-drive detection, and ±3% closed-loop speed regulation without external ICs |
| Multi-Protocol Serial Support | Five PS/2 controllers (4–5 ports), four SMBus 2.0 hosts (12 assignable ports), two UARTs (8-pin/4-pin), and BC-Link master |
Applications
| Smart Notebook Power Management | Secure Firmware Platform Controller |
|---|---|
|
Use Scenario: Managing S0ix/S3/S4/S5 transitions, thermal throttling, battery charge state, and lid-open/closed events in ultrabook designs. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI EC firmware, coordinating PCH, CPU, and peripheral power states via SCI/SMI. Use Value: Enables Connected Standby with sub-50µA VTR current draw and deterministic wake latency using VBAT-backed hibernation timers and GPIO edge detection. |
Use Scenario: Hosting secure boot loader, firmware update validation, and runtime cryptographic services for TPM 2.0 and measured boot in enterprise laptops. IC Role / Device Role / Timing Role: Hardware Root of Trust anchor performing signature verification, AES decryption of encrypted SPI flash, and monotonic counter enforcement. Use Value: Eliminates need for discrete secure element; meets NIST SP 800-193 requirements via immutable Boot ROM and hardware-accelerated SHA-256/RSA-2048. |
| Keyboard & LED Subsystem Controller | Thermal & Fan Management Unit |
|
Use Scenario: Scanning 18×8 keyboard matrix, driving four breathing/blink LEDs, and handling PS/2 mouse/keyboard emulation in clamshell devices. IC Role / Device Role / Timing Role: Dedicated keyboard scan engine with push-pull drive, LED PWM generator with piecewise-linear brightness curves, and 8042-compatible register interface. Use Value: Reduces host CPU load by >95% vs software-based scanning; supports low-power LED animation during suspend using 32kHz standby clock. |
Use Scenario: Regulating fan speed across multiple cooling zones based on ADC temperature readings, PECI CPU die temps, and user-defined thermal profiles. IC Role / Device Role / Timing Role: Closed-loop fan controller with tachometer input, 16-bit PWM output, RPM-based PID algorithm, and automatic aging compensation. Use Value: Achieves ±3% RPM accuracy from 500–16k RPM without calibration; detects stalled fans and triggers fail-safe shutdown via WDT linkage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1701H-C2-SZ | Same 144-pin WFBGA package and core architecture; differs in factory-programmed eFUSE configuration (e.g., default boot source, security lock bits) | Identical functional scope but may ship with different default firmware image or RoT policy settings | Select when requiring pre-certified secure boot configuration or specific eFUSE lockdown state for OEM compliance |
| MEC1703H-C1-SZ | 169-pin WFBGA package; adds 2KB EEPROM (vs 0 in MEC1701H-C1-SZ) and increases GPIO count to 148 with enhanced RC_ID detection | Supports larger platform BOMs requiring non-volatile parameter storage and more analog sensor interfaces | Choose when EEPROM persistence (e.g., for calibration data or user preferences) and additional RC_ID ports are mandatory |
Compared with MEC1701H-C1-SZ, MEC1701H-C2-SZ offers identical silicon functionality with variant eFUSE programming for secure deployment, while MEC1703H-C1-SZ provides expanded non-volatile storage and I/O resources at the cost of larger footprint-making MEC1701H-C1-SZ optimal for space-constrained, cost-sensitive notebook EC implementations.
Availability
MEC1701H-C1-SZ is available at Aetrix Electronics and suitable for notebook platform design, secure firmware controller integration, and thermal management subsystems requiring stable component supply across long-lifecycle industrial and consumer programs.
Supply support for MEC1701H-C1-SZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and security solutions, serving automotive, industrial, communications, and computing markets with vertically integrated silicon and development tools.
The MEC170x product line delivers highly configurable, mixed-signal embedded controllers optimized for x86 notebook and tablet platforms-integrating ARM Cortex-M4F processing, eSPI/LPC host connectivity, and hardware-accelerated security for system-level power and I/O management.
FAQ
What host interface protocols does the MEC1701H-C1-SZ support?
The MEC1701H-C1-SZ supports both Intel eSPI (compliant with specification v1.1) and Low Pin Count (LPC) bus protocols. It can be configured at boot to operate exclusively in eSPI mode or LPC mode, with full ACPI SCI, SMI#, and Serial IRQ support in either configuration. The MEC1701H-C1-SZ does not support I2C as a primary host interface-this capability is reserved for other members of the MEC170x family.
Does the MEC1701H-C1-SZ include hardware cryptographic acceleration?
Yes, the MEC1701H-C1-SZ integrates three dedicated hardware crypto engines: a multi-mode AES engine (128/192/256-bit keys), a SHA hashing engine (SHA-1, SHA-256, SHA-384, SHA-512), and a public-key engine supporting RSA-2048 and ECC-640. These engines share DMA access to SRAM and are used by the Boot ROM for secure firmware authentication and by application firmware for TLS offload and TPM services.
What is the memory configuration of the MEC1701H-C1-SZ?
The MEC1701H-C1-SZ contains 64KB of immutable Boot ROM, 256KB of configurable SRAM (split as 224KB code + 32KB data), 128 bytes of VBAT-backed SRAM, and 2KB of EEPROM with 1,000,000 write-cycle endurance. The SRAM blocks are independently assignable for program or data use, and the EEPROM supports single-byte read/write with 32-byte page granularity.
How many GPIOs does the MEC1701H-C1-SZ provide, and what are their voltage capabilities?
The MEC1701H-C1-SZ provides up to 148 GPIOs, all configurable for 1.8V operation and most supporting 3.3V tolerance. Six of these are battery-powered general-purpose outputs (BGPOs) that remain functional during VCC loss. Each GPIO features programmable drive strength, slew rate control, and glitch filtering-critical for noise immunity in notebook hinge and button-sense applications.
What fan control capabilities does the MEC1701H-C1-SZ offer?
The MEC1701H-C1-SZ integrates eleven 16-bit PWM outputs and three tachometer inputs, enabling precise closed-loop fan speed regulation. Its RPM-based control algorithm achieves ±3% accuracy from 500–16,000 RPM, includes automatic spin-up sequencing, aging/failure detection, and ramp-rate limiting. All fan control logic executes autonomously without CPU intervention, reducing host processor load and improving thermal response time.
MEC1701H-C1-SZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 144-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4
- Program Memory Type:
- -
- Controller Series:
- MEC170x
- RAM Size:
- 256K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 123
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 144-WFBGA (9x9)
MEC1701H-C1-SZ FAQ
1.How can I place an order for MEC1701H-C1-SZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1701H-C1-SZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1701H-C1-SZ reliable?
The price and inventory of MEC1701H-C1-SZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1701H-C1-SZ is usually 5 days.
3.What payment methods are accepted for MEC1701H-C1-SZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1701H-C1-SZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1701H-C1-SZ?
MEC1701H-C1-SZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1701H-C1-SZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1701H-C1-SZ?
For technical support, including MEC1701H-C1-SZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1701H-C1-SZ requirements.
6.How does Aetrix verify that MEC1701H-C1-SZ is sourced from the original manufacturer or authorized distributors?
All MEC1701H-C1-SZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1701H-C1-SZ meets industry standards.
7.What is the process for return or replacement of MEC1701H-C1-SZ?
All MEC1701H-C1-SZ units undergo pre-shipment inspection (PSI). If there is an issue with MEC1701H-C1-SZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1701H-C1-SZ part is unused and in its original packaging.
Return procedure for MEC1701H-C1-SZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1701H-C1-SZ Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

