Microchip Technology MEC1701H-C1-SZ-TR
- Part No.:
- MEC1701H-C1-SZ-TR
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 144-WFBGA
- Datasheet:
-
MEC1701H-C1-SZ-TR.pdf
- Description:
- EMBEDDED CONTROLLER 256KB TOTAL
- Quantity:
- Payment:

- Shipping:

Inventory:3,118
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1701H-C1-SZ-TR from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform system management. It integrates secure boot, hardware cryptographic engines (AES/SHA/RSA/ECC), 256KB–480KB SRAM, eSPI/LPC host interface, and 148 GPIOs with 1.8V/3.3V I/O support. Used as the primary EC in Windows-connected standby systems for power sequencing, thermal control, and keyboard/mouse interface.
For engineers reviewing the MEC1701H-C1-SZ-TR datasheet, MEC1701H-C1-SZ-TR pinout, MEC1701H-C1-SZ-TR application, or MEC1701H-C1-SZ-TR equivalent, key selection criteria include eSPI/LPC dual-host compatibility, VBAT-backed RTC and 128-byte SRAM, hardware root-of-trust with immutable boot ROM, and integrated 11-channel PWM fan control with 3% RPM accuracy.
Technical Context
The MEC1701H-C1-SZ-TR implements a 32-bit ARM v7-M architecture with hardware FPU, NVIC supporting 240 interrupt sources, and full ARM-standard debug infrastructure including SWJ-DP, DWT, FPB, ITM, ETM, and TPIU. Its memory subsystem includes 64KB boot ROM, configurable SRAM blocks totaling 256KB/320KB/480KB, 2KB EEPROM, and 128-byte VBAT-powered SRAM.
It supports dual host interfaces-LPC (19–33 MHz, 1.8V/3.3V) and Intel eSPI (compliant, four-channel)-with five ACPI-ECI instances, eight 8042-style host registers, and mailbox-based firmware communication. Power management includes VTR/VBAT suspend planes, hibernation timers (0.5ms–128 min wake-up), and RTC with leap-year/daylight-saving support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F with hardware FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupt sources |
| Memory | 64KB boot ROM + up to 480KB SRAM (configurable code/data split) + 2KB EEPROM + 128B VBAT SRAM |
| Host Interface | eSPI-compliant (peripheral/virtual wire/OOB/flash channels) and LPC (19–33 MHz, 1.8V/3.3V compatible) |
| Crypto Engine | Hardware AES-128/192/256, SHA-1/256/384/512, RSA-1024/2048, ECC-640, TRNG with 1K-bit FIFO |
| I/O & Timing | 148 GPIOs (1.8V/3.3V configurable), 11× 16-bit PWMs, 3× TACH inputs, 16-channel 10-bit ADC (1µs conversion), RTC with VBAT backup |
| Power Management | VTR/VBAT standby power planes, low-current sleep mode, hibernation timer (0.5ms–128 min), week timer (1s–8.5 yr alarm) |
| Security | Secure boot loader authenticating SPI flash images, hardware root of trust, immutable boot ROM, encrypted flash support |
Pinout & Package
MEC1701H-C1-SZ-TR is housed in a 144-pin WFBGA package (RoHS compliant, 6 mm × 6 mm, 0.5 mm pitch), optimized for high-density notebook motherboard integration with dedicated VBAT, VTR, and VCC power domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Runtime power plane (typically 3.3V); powers core logic, analog, and PLL circuits |
| VBAT | Backup battery supply | Supplies RTC, 128B SRAM, and VCI during system suspend; enables wake-on-RTC/alarm |
| VTR | Standby power rail | Provides low-power operation for eSPI/LPC interfaces, GPIOs, and timers in S3/S4/S5 states |
| eSPI_CS# / LPC_FRAME# | Host interface select/control | Active-low chip select for eSPI; frame signal for LPC bus cycles - determines active host protocol |
| GPIO_0–GPIO_147 | Configurable digital I/O | 148 pins supporting 1.8V/3.3V operation, glitch filtering, programmable drive strength/slew rate |
| CLK32K_IN / CLK32K_OUT | Real-time clock oscillator interface | Accepts external 32.768 kHz crystal or buffered clock; drives VBAT-powered RTC and hibernation timers |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | Hardware-enforced authentication of SPI flash firmware images using immutable boot ROM and AES-256 encryption support |
| eSPI + LPC Dual-Host Flexibility | Single device supports both Intel eSPI and legacy LPC host protocols without hardware change - selectable at boot |
| VBAT-Powered Subsystem | RTC, 128B SRAM, week timer, and five wake-up inputs remain fully functional on battery only - critical for instant-on/resume latency |
| Fan Control Precision | 11× 16-bit PWM outputs with 3% RPM accuracy (500–16k RPM), automatic tach feedback, spin-up ramping, and aging detection |
| Cryptographic Acceleration | Dedicated AES/SHA/RSA/ECC engines sharing DMA access to SRAM - offloads CPU for secure boot, TPM, and firmware update verification |
| Debug Infrastructure | Full ARM-standard trace (ETM/ITM/TPIU/DWT/FPB) plus JTAG/SWD, TFDP, and dual Port 80 BIOS debug ports for production validation |
Applications
| Windows Notebook Power Management | Tablet Instant-On System Controller |
|---|---|
Use Scenario: Managing S0ix/S3/S4/S5 state transitions, battery charging, thermal throttling, and lid-open/closed detection in ultrabook platforms. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI-compliant power policy, coordinating with PCH via eSPI/LPC, and maintaining real-time context across sleep states. Use Value: Enables sub-100ms resume from S3 using VBAT-backed RTC and hibernation timers, while hardware crypto ensures secure firmware updates without CPU overhead. |
Use Scenario: Providing always-on sensor aggregation, button press handling, and low-power display backlight control in 2-in-1 detachable tablets. IC Role / Device Role / Timing Role: System-level I/O hub managing PS/2 keyboard/mouse, GPIO-based hinge sensors, and breathing LED indicators during connected standby. Use Value: 148 GPIOs with 1.8V operation reduce I/O voltage translation complexity; breathing PWM supports smooth UI feedback with <1µA quiescent current in heavy sleep. |
| Enterprise Laptop Security Subsystem | Industrial Thin Client EC |
Use Scenario: Acting as hardware root-of-trust for TPM 2.0 stack, secure boot chain, and firmware integrity monitoring in corporate-managed laptops. IC Role / Device Role / Timing Role: Cryptographic co-processor validating signed firmware images, generating attestation keys, and protecting secrets in VBAT-backed SRAM. Use Value: Hardware-accelerated RSA-2048 and SHA-512 enable fast, deterministic secure boot (<500ms) and remote attestation without compromising main CPU performance. |
Use Scenario: Replacing legacy 8051-based ECs in ruggedized thin clients requiring long-term component availability and extended temperature operation. IC Role / Device Role / Timing Role: Standalone I/O controller interfacing with SMBus battery packs, UART-based serial peripherals, and 16-channel ADC for environmental monitoring. Use Value: 4× SMBus 2.0 controllers (1MHz, DMA-driven) and 2× UARTs with 8-pin modem support simplify BOM by eliminating external bus expanders and level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1701H-C1-TN-TR | 169-pin WFBGA package; adds 2KB EEPROM and 6 battery-powered GPIOs vs. SZ variant's zero EEPROM and 4 BGPOs | Required where non-volatile configuration storage or additional VBAT-backed outputs are needed for battery-fail signaling | Select when EEPROM persistence or extra BGPOs are mandatory; same core, crypto, and timing features as MEC1701H-C1-SZ-TR |
| MEC1703H-C1-SZ-TR | Same 144-pin WFBGA package but adds 2KB EEPROM and increases GPIO count to 148 (vs. 123 in MEC1701H-C1-SZ-TR per datasheet Table 1-1) | Suitable for designs needing higher GPIO density and persistent parameter storage without changing PCB layout | Choose if firmware requires EEPROM-based calibration data or additional GPIOs beyond MEC1701H-C1-SZ-TR's 123-pin limit |
Compared with MEC1701H-C1-SZ-TR, the MEC1701H-C1-TN-TR offers expanded non-volatile storage and battery-backed I/O at the cost of larger footprint, while MEC1703H-C1-SZ-TR delivers identical package compatibility with enhanced GPIO and EEPROM - enabling drop-in upgrades where firmware leverages those resources.
Availability
MEC1701H-C1-SZ-TR is available at Aetrix Electronics and suitable for Windows notebook power management, tablet instant-on system control, and enterprise laptop security subsystems requiring stable component supply across multi-year product lifecycles.
Supply support for MEC1701H-C1-SZ-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and computing markets with vertically integrated silicon and development tools.
The MEC170x family was designed specifically for notebook and tablet platform system management - integrating secure boot, cryptographic acceleration, and dual-host (eSPI/LPC) connectivity into a single ARM Cortex-M4F-based embedded controller.
FAQ
What host interface protocols does the MEC1701H-C1-SZ-TR support?
The MEC1701H-C1-SZ-TR supports both Intel eSPI (compliant with eSPI specification, four-channel: peripheral/virtual wire/OOB/flash) and legacy LPC (19–33 MHz, 1.8V/3.3V compatible). The interface is selected at boot time via configuration fuses or strap pins - no hardware modification is required to switch between them. MEC1701H-C1-SZ-TR implements full ACPI-ECI and 8042 emulation regardless of host protocol used.
Does the MEC1701H-C1-SZ-TR include hardware cryptographic acceleration?
Yes, the MEC1701H-C1-SZ-TR integrates three dedicated hardware engines: AES supporting ECB/CTR/CBC/OFB modes with 128/192/256-bit keys; SHA-1/256/384/512 hash engine; and public-key engine for RSA-1024/2048 and ECC-640. All share a DMA interface to SRAM and operate independently of the ARM Cortex-M4F core - enabling secure boot, firmware signing, and TPM 2.0 acceleration without CPU load. MEC1701H-C1-SZ-TR also includes a TRNG with 1K-bit FIFO.
What is the memory configuration of the MEC1701H-C1-SZ-TR?
The MEC1701H-C1-SZ-TR contains 64KB boot ROM, two SRAM blocks totaling 256KB/320KB/480KB (configurable as code or data), 128 bytes of VBAT-powered SRAM, and - unlike some MEC170x variants - no on-chip EEPROM. Its SRAM architecture supports flexible partitioning: one block sized 32KB or 64KB, the other 224KB, 288KB, or 416KB. MEC1701H-C1-SZ-TR relies on external SPI flash for persistent firmware storage, authenticated by the secure boot ROM.
How does the MEC1701H-C1-SZ-TR handle power management in low-power states?
The MEC1701H-C1-SZ-TR uses three independent power domains: VCC (runtime), VTR (standby), and VBAT (battery backup). In S3/S4/S5 states, VTR powers eSPI/LPC interfaces, GPIOs, and timers, while VBAT sustains RTC, 128B SRAM, week timer, and five wake-up inputs. Hibernation timers support wake-up intervals from 0.5ms to 128 minutes; the 32-bit RTOS timer extends to 35 hours. MEC1701H-C1-SZ-TR achieves sub-100µA quiescent current in heavy sleep using the 32kHz standby clock.
Is the MEC1701H-C1-SZ-TR pin-compatible with other MEC170x devices?
MEC1701H-C1-SZ-TR uses a 144-pin WFBGA package (SZ suffix), matching pinout with other SZ-package MEC170x variants like MEC1703H-C1-SZ-TR and MEC1704H-C1-SZ-TR. However, functional differences exist: MEC1701H-C1-SZ-TR lacks on-chip EEPROM and has 123 GPIOs (vs. 148 in MEC1703H-C1-SZ-TR), so firmware must account for resource availability. Electrical pin behavior (voltage levels, drive strength) remains consistent across SZ variants, enabling layout reuse where feature set alignment is verified.
MEC1701H-C1-SZ-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 144-WFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4
- Program Memory Type:
- -
- Controller Series:
- MEC170x
- RAM Size:
- 256K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 123
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 144-WFBGA (9x9)
MEC1701H-C1-SZ-TR FAQ
1.How can I place an order for MEC1701H-C1-SZ-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1701H-C1-SZ-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1701H-C1-SZ-TR reliable?
The price and inventory of MEC1701H-C1-SZ-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1701H-C1-SZ-TR is usually 5 days.
3.What payment methods are accepted for MEC1701H-C1-SZ-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1701H-C1-SZ-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1701H-C1-SZ-TR?
MEC1701H-C1-SZ-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1701H-C1-SZ-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1701H-C1-SZ-TR?
For technical support, including MEC1701H-C1-SZ-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1701H-C1-SZ-TR requirements.
6.How does Aetrix verify that MEC1701H-C1-SZ-TR is sourced from the original manufacturer or authorized distributors?
All MEC1701H-C1-SZ-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1701H-C1-SZ-TR meets industry standards.
7.What is the process for return or replacement of MEC1701H-C1-SZ-TR?
All MEC1701H-C1-SZ-TR units undergo pre-shipment inspection (PSI). If there is an issue with MEC1701H-C1-SZ-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1701H-C1-SZ-TR part is unused and in its original packaging.
Return procedure for MEC1701H-C1-SZ-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1701H-C1-SZ-TR Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

