Microchip Technology MEC1701Q-C2-SZ
- Part No.:
- MEC1701Q-C2-SZ
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 144-WFBGA
- Datasheet:
-
MEC1701Q-C2-SZ.pdf
- Description:
- EMBEDDED CONTROLLER
- Quantity:
- Payment:

- Shipping:

Inventory:210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1701Q-C2-SZ from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform system management. It integrates secure boot, hardware cryptographic engines (AES-128/192/256, SHA-1–512, RSA/ECC), 256KB–480KB SRAM, 2KB EEPROM, and supports LPC/eSPI host interfaces with ACPI compliance. It delivers real-time keyboard scan, fan control, RTC, and battery-backed wake-up in low-power VTR/VBAT domains.
For engineers reviewing the MEC1701Q-C2-SZ datasheet, MEC1701Q-C2-SZ pinout, MEC1701Q-C2-SZ application, or MEC1701Q-C2-SZ equivalent, key selection criteria include its dual-voltage GPIO support (1.8V/3.3V), eSPI/LPC interface flexibility, hardware Root of Trust, 148 GPIO count, and integrated 11-channel PWM + 3-tach fan control for thermal management in ultra-thin client platforms.
Technical Context
The MEC1701Q-C2-SZ implements a tightly coupled ARM Cortex-M4F core with FPU, NVIC supporting 240 interrupt sources, and JTAG/SWD debug infrastructure including DWT, FPB, ITM, ETM, and TPIU trace modules. Its memory subsystem includes boot ROM, configurable SRAM blocks (224KB/288KB/416KB + 32KB/64KB), and 128-byte VBAT-SRAM.
It features five ACPI-ECI instances, eight 8042-style host message interfaces, four SMBus 2.0 controllers (1MHz max, DMA-driven), three PS/2 controllers (five ports total), and dual BC-Link buses for companion device expansion - all operating across VCC (runtime), VTR (standby), and VBAT (hibernation) power planes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M4F with FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupts |
| Memory | 64KB boot ROM; 256KB–480KB configurable SRAM; 2KB EEPROM (1M write cycles) |
| Host Interface | eSPI and LPC compliant; supports 19–33 MHz LPC; eSPI operates at 1.8V only |
| Crypto Engine | Hardware AES (128/192/256), SHA-1/256/384/512, RSA up to 2048-bit, ECC up to 640-bit |
| GPIO & I/O | 148 GPIOs (1.8V/3.3V configurable); 6 battery-backed outputs; glitch protection on most pins |
| Timers & Control | Four 16-bit counter/timers; two 32-bit RTOS timers; hibernation timer (0.5ms–128min wake); RTC with VBAT power |
| Fan & PWM | 11 programmable 16-bit PWM outputs; 3 tachometer inputs; RPM-based speed control (500–16k RPM, ±3% accuracy) |
| ADC & Peripherals | 10-bit ADC (16 channels, 1µs conversion, ±1.5 LSB INL); 2 UARTs (8-pin + 4-pin); 4 breathing/blink LED controllers |
Pinout & Package
MEC1701Q-C2-SZ is housed in a 144-pin WFBGA package (RoHS-compliant, 6 mm × 6 mm, 0.5 mm pitch), with ball map defined per DS00002206H Section 2.0. Power domains include VCC (main), VTR (standby), and VBAT (battery backup). I/O voltage rails are configurable per group: 1.8V or 3.3V.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Supplies core logic and high-speed peripherals; monitored for power-good sequencing |
| VTR | Standby power plane | Enables sleep-mode operation of LPC/eSPI, RTC, and wake-up logic during S3/S4 states |
| VBAT | Battery backup supply | Powers RTC, 128-byte SRAM, week timer, and VCI registers during full system shutdown |
| LPC_CLK | LPC bus clock input | Accepts 19–33 MHz clock; enables synchronous LPC communication with PCH/CPU |
| eSPI_CS# | eSPI chip select | Active-low enable for eSPI peripheral/virtual wire/flash channel transactions |
| GPIO_0–147 | General-purpose I/O | Configurable as input/output/pull-up/pull-down; drive strength and slew rate programmable |
| PS2_CLK/PS2_DAT | PS/2 keyboard/mouse interface | Three independent PS/2 controllers support up to five ports; edge-wake capable |
| SMBUS_SCL/SDA | SMBus 2.0 interface | Four independent SMBus masters; operate on VTR power; support clock stretching and 1MHz speed |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot ROM | Immutable bootloader authenticates SPI flash images using hardware RoT before execution |
| Hardware Crypto Acceleration | Dedicated AES/SHA/RSA/ECC engines with DMA access to SRAM reduce CPU overhead for firmware signing and encryption |
| eSPI + LPC Dual Host Support | Single die supports either interface without redesign; simplifies platform migration between legacy and modern chipset architectures |
| 148-GPIO Flexibility | Includes 6 VBAT-powered outputs, RC_ID detection on 3 pins, and pass-through capability for board-level signal routing |
| Thermal Management Subsystem | 11 PWMs + 3 tach inputs + RPM algorithms enable closed-loop fan control with aging detection and spin-up ramping |
| Low-Power Wake Architecture | Five wake inputs, hibernation timer, and 32.768 kHz RTC operate from VBAT/VTR; supports Connected Standby (S0ix) |
Applications
| Ultra-Thin Notebook Platform | 2-in-1 Convertible Tablet |
|---|---|
|
Use Scenario: System-level power sequencing, keyboard/mouse interface, thermal monitoring, and battery status reporting in sub-15mm clamshell designs. IC Role / Device Role / Timing Role: Primary embedded controller managing ACPI S0–S5 transitions, PS/2 scan matrix, and eSPI virtual wire messaging to PCH. Use Value: Reduces BOM count by integrating 148 GPIOs, 11 PWMs, and crypto acceleration-eliminating discrete fan controllers and secure boot co-processors. |
Use Scenario: Real-time hinge angle sensing, stylus proximity detection, and dynamic thermal throttling during tablet-to-laptop mode switching. IC Role / Device Role / Timing Role: Host-facing EC handling sensor fusion data via SMBus, driving breathing LEDs for UI feedback, and triggering wake events from lid-open or button press. Use Value: Leverages VBAT-backed RTC and week timer for precise sleep/wake scheduling; uses 10-bit ADC for thermistor-based thermal mapping. |
| Enterprise Thin Client | Medical Handheld Terminal |
|
Use Scenario: Secure remote desktop session initiation, TPM coordination, and peripheral hot-plug detection in locked-down corporate environments. IC Role / Device Role / Timing Role: Root-of-trust anchor executing authenticated firmware; manages PECI 3.0 interface for CPU temperature telemetry and LPC-based BIOS debug port access. Use Value: Hardware AES-256 and SHA-512 accelerate BitLocker pre-boot authentication; secure boot prevents unauthorized firmware injection. |
Use Scenario: Battery life optimization, sterilizable button interface, and tamper-evident logging in portable diagnostic devices requiring FDA Class II compliance. IC Role / Device Role / Timing Role: Low-power supervisor controlling wake-on-serial (UART), VBAT-backed event timestamping, and encrypted log storage in EEPROM. Use Value: 128-byte VBAT-SRAM retains critical fault codes across power loss; monotonic counter and TRNG support audit trail integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1701Q-C2-TN | 169-pin WFBGA package; adds 2KB EEPROM and 6 battery-backed GPIOs vs. MEC1701Q-C2-SZ's 144-pin variant | Required where extended non-volatile storage or additional VBAT outputs are needed for enhanced wake logic | Select MEC1701Q-C2-TN when board layout allows larger package and EEPROM persistence is mandatory |
| IT5570E | 8051-based EC; no ARM core, no hardware crypto, lower GPIO count (104), no eSPI support | Suitable for cost-sensitive legacy LPC-only notebooks without security or thermal complexity | Choose IT5570E only for simple keyboard/mouse control where secure boot and fan PWM precision are not required |
Compared with MEC1701Q-C2-SZ, the MEC1701Q-C2-TN offers expanded memory and I/O in a larger footprint, while the IT5570E provides basic EC functionality at lower cost but lacks ARM performance, cryptographic acceleration, and eSPI readiness-making MEC1701Q-C2-SZ optimal for next-gen secure, thermally adaptive client platforms.
Availability
MEC1701Q-C2-SZ is available at Aetrix Electronics and suitable for ultra-thin notebook platform design, enterprise thin client deployment, and medical handheld terminal development requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MEC1701Q-C2-SZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and security solutions, serving automotive, industrial, consumer, and communications markets with vertically integrated silicon and software tools.
The MEC170x product line is engineered as a highly configurable, mixed-signal embedded controller family targeting notebook and tablet platform power management, I/O expansion, and hardware-rooted security-enabling split-architecture Advanced I/O Controllers via BC-Link.
FAQ
What is the primary function of the MEC1701Q-C2-SZ in a notebook system?
The MEC1701Q-C2-SZ serves as the system's embedded controller, managing keyboard/mouse PS/2 interfaces, thermal regulation via 11 PWMs and 3 tach inputs, ACPI power state transitions (S0–S5), RTC, and secure boot. It acts as the hardware root of trust, authenticating firmware images from external SPI flash before execution-ensuring integrity from power-on reset onward. Its integration reduces reliance on external components for platform control.
Does the MEC1701Q-C2-SZ support both LPC and eSPI host interfaces simultaneously?
No-the MEC1701Q-C2-SZ supports either LPC or eSPI as its primary host interface, selected at boot time via configuration fuses or strap pins. Both protocols are implemented on-die and electrically isolated; concurrent operation is not supported. The choice depends on platform chipset compatibility: LPC for legacy Intel PCH, eSPI for newer platforms requiring higher bandwidth and reduced pin count. MEC1701Q-C2-SZ firmware must be configured accordingly.
What voltage levels does the MEC1701Q-C2-SZ support for GPIO operation?
The MEC1701Q-C2-SZ supports dual-voltage GPIO operation: groups can be independently configured for 1.8V or 3.3V I/O logic levels. Core logic and GPIO drivers are compatible with both, while analog and PLL circuits require 3.3V only. This flexibility allows direct interfacing with 1.8V sensors and 3.3V legacy peripherals without level shifters-critical for space-constrained notebook designs where mixed-voltage signaling is common.
How does the MEC1701Q-C2-SZ implement hardware-based security?
The MEC1701Q-C2-SZ embeds a comprehensive hardware security suite: a secure boot ROM enforcing immutable code execution, AES-128/192/256 and SHA-1/256/384/512 crypto engines, RSA-2048/ECC-640 public-key accelerators, a true random number generator (1K-bit FIFO), and monotonic counters. These features enable authenticated firmware loading, encrypted SPI flash storage, and tamper-resistant logging-all without CPU intervention, reducing attack surface and latency in security-critical boot paths.
What is the maximum number of GPIOs available on the MEC1701Q-C2-SZ?
The MEC1701Q-C2-SZ provides up to 148 general-purpose I/O pins, as confirmed in Table 1-1 of DS00002206H. These include glitch-filtered inputs, programmable drive strength/slew rate, and 6 battery-backed outputs. Eight of these support pass-through functionality for board-level signal routing. All GPIOs operate at either 1.8V or 3.3V, enabling flexible integration with diverse sensors, switches, LEDs, and communication peripherals in high-density client platforms.
MEC1701Q-C2-SZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 144-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4
- Program Memory Type:
- -
- Controller Series:
- MEC170x
- RAM Size:
- 480K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 123
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 144-WFBGA (9x9)
MEC1701Q-C2-SZ FAQ
1.How can I place an order for MEC1701Q-C2-SZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1701Q-C2-SZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1701Q-C2-SZ reliable?
The price and inventory of MEC1701Q-C2-SZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1701Q-C2-SZ is usually 5 days.
3.What payment methods are accepted for MEC1701Q-C2-SZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1701Q-C2-SZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1701Q-C2-SZ?
MEC1701Q-C2-SZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1701Q-C2-SZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1701Q-C2-SZ?
For technical support, including MEC1701Q-C2-SZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1701Q-C2-SZ requirements.
6.How does Aetrix verify that MEC1701Q-C2-SZ is sourced from the original manufacturer or authorized distributors?
All MEC1701Q-C2-SZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1701Q-C2-SZ meets industry standards.
7.What is the process for return or replacement of MEC1701Q-C2-SZ?
All MEC1701Q-C2-SZ units undergo pre-shipment inspection (PSI). If there is an issue with MEC1701Q-C2-SZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1701Q-C2-SZ part is unused and in its original packaging.
Return procedure for MEC1701Q-C2-SZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1701Q-C2-SZ Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

