Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Application Specific Microcontrollers

Microchip Technology MEC1701Q-C2-TN

Name: MEC1701Q-C2-TN
Brand: Microchip Technology
SKU: MEC1701Q-C2-TN
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MEC1701Q-C2-TN

Manufacturer:: Microchip Technology

Category:: Application Specific Microcontrollers

Package:: 169-WFBGA

Datasheet:: MEC1701Q-C2-TN.pdf

Description:: SRAM

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,229

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MEC1701Q-C2-TN from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform power management, keyboard scanning, and system control. It integrates 256KB–480KB SRAM, 2KB EEPROM, 148 GPIOs, eSPI/LPC host interface, and hardware cryptographic engines (AES-128/192/256, SHA-1/256/384/512, RSA-2048, ECC-640). It operates with dual voltage domains (1.8V/3.3V I/O) and supports VBAT-backed RTC, hibernation timers, and fan/PWM/tach control.

For engineers reviewing the MEC1701Q-C2-TN datasheet, MEC1701Q-C2-TN pinout, MEC1701Q-C2-TN application, or MEC1701Q-C2-TN equivalent, this page delivers verified technical context on its EC subsystem architecture, secure boot implementation, eSPI peripheral channel support, and battery-backed real-time clock operation - all critical for notebook platform firmware integration and low-power system design.

Technical Context

The MEC1701Q-C2-TN implements a full ACPI-compliant embedded controller subsystem with five independent ACPI-ECI instances, eight 8-bit scratch registers per instance, and dual-register mailbox/SRI interfaces for host-to-EC communication. Its ARM Cortex-M4F core includes hardware FPU, NVIC with 240 interrupt sources, MPU, and full ARM-standard debug infrastructure (SWJ-DP, DWT, FPB, ITM, ETM, TPIU).

It supports three host interface modes: Intel eSPI (compliant with eSPI specification), LPC (19–33 MHz), and I²C - though eSPI and LPC are confirmed active on this variant. The device features dedicated hardware blocks including four SMBus 2.0 controllers (1 MHz max, DMA-driven), five PS/2 ports (three controllers, two 5V-tolerant), and a 16-channel 10-bit ADC with ±1.5 LSB INL.

Key Specifications

Parameter	Value and Actual Design Meaning
Core	ARM Cortex-M4F with hardware FPU, 32-bit v7-M ISA, little-endian, bit-banding, 240 NVIC interrupts
Memory	64KB Boot ROM + 256KB/320KB/480KB configurable SRAM (code/data split) + 128B VBAT-SRAM + 2KB EEPROM
Host Interface	eSPI-compliant (peripheral/virtual wire/OOB/flash channels) and LPC (19–33 MHz, 1.8V/3.3V)
Crypto Engine	Dedicated AES (128/192/256), SHA-1/256/384/512, RSA-2048, ECC-640, TRNG (1K-bit FIFO)
Timers & RTC	Four 16-bit counter/timers, two 32.768kHz hibernation timers (0.5ms–128min wake), VBAT-powered RTC with calendar/alarm
I/O & Peripherals	148 GPIOs (1.8V/3.3V configurable), 11 PWM outputs (3% accuracy 500–16k RPM), 3 tach inputs, 16-channel 10-bit ADC (1µs conversion)
Security	Hardware Root of Trust, secure boot loader, immutable code, authenticated SPI flash image loading

Pinout & Package

MEC1701Q-C2-TN is housed in a 169-pin WFBGA package (RoHS compliant), with 0.5 mm pitch and 10 mm × 10 mm body size. Pin functions are defined per Microchip DS00002206H, Section 2.0 (Pin Configuration).

Pin/Terminal	Circuit Role	Design Meaning
VCC, VTR, VBAT	Power supply planes	VCC = main runtime power; VTR = standby power; VBAT = battery backup for RTC/SRAM/wake logic
LPC/eSPI pins (e.g., LRESET#, CLK, AD[0:3], SERIRQ)	Host interface signals	Supports both LPC and eSPI protocols; pin multiplexing enables mode selection at boot
GPIO[0:147]	General-purpose I/O	Configurable 1.8V/3.3V drive strength/slew rate; glitch filtering; up to 12 mA sink capability
PS2CLK/PS2DATx	PS/2 interface	Five total PS/2 ports (3 controllers); two ports 5V-tolerant for legacy keyboard/mouse compatibility
SMBCLK/SMBDATx	SMBus 2.0 interface	Four independent SMBus controllers; fully operational on VTR standby power; up to 1 MHz
RTCXTAL_IN/RTCXTAL_OUT	32.768 kHz crystal oscillator	VBAT-powered oscillator for RTC, hibernation timer, and week timer; optional silicon oscillator (±2%) supported

Key Features

Feature	Design Value
Secure Boot Architecture	Hardware root of trust verifies SPI flash image authenticity before execution; supports primary/fallback images and AES-256 encrypted firmware
eSPI Peripheral Channel	Enables EC-initiated memory-mapped access to host memory for sensor data, thermal telemetry, and fan control without CPU intervention
Breathing/Blinking LED Engine	Four independent LED interfaces with 8-bit PWM, piecewise-linear brightness curves, and operation down to 32 kHz standby clock
RC_ID Detection	Three single-pin resistor/capacitor identification ports replace multiple GPIOs, providing 8 quantized states per pin for cost-sensitive board ID or trim calibration
Fan Control Subsystem	Eleven PWM outputs + three tach inputs + two RPM-based closed-loop controllers with spin-up ramp, aging detection, and 3% speed accuracy (500–16k RPM)
ACPI-ECI Compatibility	Five full ACPI Embedded Controller Interface instances with 1/4-byte transfer, full-duplex register access, and SCI event generation per spec

Applications

Notebook Power Management	Keyboard & Input Subsystem
Use Scenario: Managing S0ix/S3/S5 state transitions, thermal throttling, battery charge/discharge coordination, and lid-open/close detection in ultrabook platforms. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI-defined power state logic, interfacing with PCH via eSPI/LPC, and driving VBAT-backed RTC and hibernation timers. Use Value: Enables connected standby compliance with sub-5mW suspend current and deterministic wake latency under 100ms using VTR/VBAT power planes.	Use Scenario: Scanning 18×8 keyboard matrix, decoding PS/2 keyboard/mouse input, and managing LED indicators (caps lock, num lock, battery status) with breathing effects. IC Role / Device Role / Timing Role: Dedicated keyboard controller with integrated scan engine, PS/2 protocol handlers, and four PWM-controlled LED drivers synchronized to 32.768 kHz standby clock. Use Value: Reduces host CPU interrupt load by >90% through autonomous key debouncing, edge-wake detection, and hardware LED timing - all functional during EC sleep state.
Thermal & Fan Control	System Security & Firmware Integrity
Use Scenario: Closed-loop RPM control of cooling fans based on thermal sensor readings from ADC channels, with automatic spin-up, ramp rate limiting, and failure detection. IC Role / Device Role / Timing Role: Real-time fan controller using three tachometer inputs and eleven PWM outputs, coordinated with 16-channel 10-bit ADC for thermistor monitoring. Use Value: Achieves ±3% fan speed accuracy across 500–16k RPM range while detecting stalled fans or invalid drive conditions without host software involvement.	Use Scenario: Enforcing firmware authenticity during boot, protecting cryptographic keys, and enabling secure firmware updates in OEM notebook BIOS/UEFI environments. IC Role / Device Role / Timing Role: Hardware-trusted execution environment with immutable boot ROM, AES/SHA/RSA crypto accelerators, and TRNG-backed key generation. Use Value: Prevents unauthorized firmware modification via signed image verification and isolated key storage - meeting Microsoft Secured-Core PC and Intel TCB requirements.

Notebook Power Management

Keyboard & Input Subsystem

Use Scenario: Managing S0ix/S3/S5 state transitions, thermal throttling, battery charge/discharge coordination, and lid-open/close detection in ultrabook platforms.

IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI-defined power state logic, interfacing with PCH via eSPI/LPC, and driving VBAT-backed RTC and hibernation timers.

Use Value: Enables connected standby compliance with sub-5mW suspend current and deterministic wake latency under 100ms using VTR/VBAT power planes.

Use Scenario: Scanning 18×8 keyboard matrix, decoding PS/2 keyboard/mouse input, and managing LED indicators (caps lock, num lock, battery status) with breathing effects.

IC Role / Device Role / Timing Role: Dedicated keyboard controller with integrated scan engine, PS/2 protocol handlers, and four PWM-controlled LED drivers synchronized to 32.768 kHz standby clock.

Use Value: Reduces host CPU interrupt load by >90% through autonomous key debouncing, edge-wake detection, and hardware LED timing - all functional during EC sleep state.

Thermal & Fan Control

System Security & Firmware Integrity

Use Scenario: Closed-loop RPM control of cooling fans based on thermal sensor readings from ADC channels, with automatic spin-up, ramp rate limiting, and failure detection.

IC Role / Device Role / Timing Role: Real-time fan controller using three tachometer inputs and eleven PWM outputs, coordinated with 16-channel 10-bit ADC for thermistor monitoring.

Use Value: Achieves ±3% fan speed accuracy across 500–16k RPM range while detecting stalled fans or invalid drive conditions without host software involvement.

Use Scenario: Enforcing firmware authenticity during boot, protecting cryptographic keys, and enabling secure firmware updates in OEM notebook BIOS/UEFI environments.

IC Role / Device Role / Timing Role: Hardware-trusted execution environment with immutable boot ROM, AES/SHA/RSA crypto accelerators, and TRNG-backed key generation.

Use Value: Prevents unauthorized firmware modification via signed image verification and isolated key storage - meeting Microsoft Secured-Core PC and Intel TCB requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar embedded controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MEC1701Q-C2-SZ	144-pin WFBGA package; 123 GPIOs; identical core/peripheral set but reduced pin count and no BGPO6/VCI6 signals	Suitable for space-constrained designs where full 148-GPIO count and six battery-backed outputs are not required	Select when PCB layout density is prioritized over maximum I/O expansion and VBAT-powered output count
MEC1703Q-C2-TN	Same 169-pin WFBGA package; adds 2KB EEPROM and UPD dead-battery support; otherwise identical feature set and pinout	Required for platforms needing non-volatile parameter storage (e.g., battery calibration data) and battery-failure-safe shutdown sequencing	Choose when EEPROM persistence and UPD functionality are mandatory - otherwise MEC1701Q-C2-TN offers identical performance at lower BOM cost

Compared with MEC1701Q-C2-TN, the MEC1701Q-C2-SZ reduces I/O count and eliminates two battery-backed outputs to fit a smaller footprint, while the MEC1703Q-C2-TN adds EEPROM and UPD support without altering core timing, security, or interface capabilities - making MEC1701Q-C2-TN optimal for cost-sensitive, high-I/O notebook EC implementations without persistent storage needs.

Availability

MEC1701Q-C2-TN is available at Aetrix Electronics and suitable for notebook platform development, embedded controller replacement programs, and industrial thin-client systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MEC1701Q-C2-TN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and security solutions, serving automotive, industrial, communications, and computing markets with vertically integrated silicon and software tools.

The MEC170x product line delivers highly configurable, secure embedded controllers optimized for Windows- and Linux-based notebook, 2-in-1, and tablet platforms - integrating ACPI-compliant power management, keyboard scanning, and hardware-accelerated cryptography in a single die.

FAQ

What host interface protocols does the MEC1701Q-C2-TN support?

The MEC1701Q-C2-TN supports Intel eSPI (compliant with eSPI specification), Low Pin Count (LPC) bus (19–33 MHz), and I²C - though eSPI and LPC are confirmed active on this variant per DS00002206H. Its pin multiplexing allows boot-time selection between eSPI and LPC modes, and it includes full ACPI-ECI and 8042 emulation for legacy OS compatibility. The MEC1701Q-C2-TN does not support USB or PCIe host interfaces.

Does the MEC1701Q-C2-TN include hardware cryptographic acceleration?

Yes, the MEC1701Q-C2-TN integrates three dedicated hardware engines: a multi-mode AES engine (ECB/CTR/CBC/OFB, 128/192/256-bit keys), a SHA hash engine (SHA-1, SHA-256, SHA-384, SHA-512), and a public-key engine supporting RSA-2048 and ECC-640. These operate via DMA to SRAM and are used by the secure boot loader to authenticate SPI flash images and by firmware for TLS offload and key provisioning - all confirmed in DS00002206H Sections 47.0 and 1.2.

What is the memory configuration of the MEC1701Q-C2-TN?

The MEC1701Q-C2-TN contains 64KB boot ROM, two SRAM blocks totaling 256KB/320KB/480KB (configurable as code/data), 128 bytes of VBAT-backed SRAM, and - critically - no on-chip EEPROM. This distinguishes it from MEC1703 variants, which include 2KB EEPROM. All SRAM blocks support both program and data use, and the VBAT-SRAM retains state during S5 and battery-only operation, as specified in DS00002206H Section 6.0.

How many GPIOs does the MEC1701Q-C2-TN provide, and what are their voltage capabilities?

The MEC1701Q-C2-TN provides up to 148 GPIOs, all configurable for 1.8V or 3.3V operation with programmable drive strength and slew rate. Glitch protection is implemented on most pins, and six are designated as battery-powered general-purpose outputs (BGPOs) for VBAT-referenced signaling. Pin buffers support up to 12 mA sink current, and eight GPIOs are assigned to pass-through functionality (GPTP) - details confirmed in DS00002206H Sections 18.0 and Table 1-1.

Is the MEC1701Q-C2-TN pin-compatible with other MEC170x family members?

The MEC1701Q-C2-TN uses a 169-pin WFBGA-TN package and shares pinout compatibility with other TN-package variants like MEC1703Q-C2-TN and MEC1703Q-C2-XY, but not with SZ (144-pin) or TF (128-pin) packages. Electrical and functional compatibility is maintained across the TN footprint, though MEC1703 adds EEPROM-related signals not present on MEC1701Q-C2-TN - meaning direct PCB replacement requires verification of unused pin states and firmware adaptation for missing EEPROM access.

MEC1701Q-C2-TN Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 169-WFBGA

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Applications:: Keyboard and Embedded Controller

Core Processor:: ARM® Cortex®-M4

Program Memory Type:: -

Controller Series:: MEC170x

RAM Size:: 480K x 8

Interface:: ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI

Number of I/O:: 148

Voltage - Supply:: 1.71V ~ 3.465V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 169-WFBGA (11x11)

MEC1701Q-C2-TN FAQ

1.How can I place an order for MEC1701Q-C2-TN through Aetrix?

Please submit a Request for Quotation (RFQ) for MEC1701Q-C2-TN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MEC1701Q-C2-TN reliable?

The price and inventory of MEC1701Q-C2-TN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1701Q-C2-TN is usually 5 days.

3.What payment methods are accepted for MEC1701Q-C2-TN?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1701Q-C2-TN transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MEC1701Q-C2-TN?

MEC1701Q-C2-TN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MEC1701Q-C2-TN order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MEC1701Q-C2-TN?

For technical support, including MEC1701Q-C2-TN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1701Q-C2-TN requirements.

6.How does Aetrix verify that MEC1701Q-C2-TN is sourced from the original manufacturer or authorized distributors?

All MEC1701Q-C2-TN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1701Q-C2-TN meets industry standards.

7.What is the process for return or replacement of MEC1701Q-C2-TN?

All MEC1701Q-C2-TN units undergo pre-shipment inspection (PSI). If there is an issue with MEC1701Q-C2-TN, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MEC1701Q-C2-TN part is unused and in its original packaging.

Return procedure for MEC1701Q-C2-TN:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…