My Inquiry
My Account
Microchip Technology MEC1703Q-B2-I/TN
- Part No.:
- MEC1703Q-B2-I/TN
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 169-WFBGA
- Datasheet:
-
MEC1703Q-B2-I/TN.pdf
- Description:
- EMBEDDED CONTROLLER 480KB SRAM
- Quantity:
- Payment:
- Shipping:
Inventory:176
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1703Q-B2-I/TN from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform power management, keyboard scanning, and system control. It integrates 256KB–480KB SRAM, 2KB EEPROM, 16-channel 10-bit ADC, 11 PWM outputs, and hardware cryptographic engines (AES-128/192/256, SHA-1/256/384/512, RSA/ECC). It operates with LPC or eSPI host interface and supports ACPI-compliant sleep states in battery-backed VTR/VBAT power domains.
For engineers reviewing the MEC1703Q-B2-I/TN datasheet, MEC1703Q-B2-I/TN pinout, MEC1703Q-B2-I/TN application, or MEC1703Q-B2-I/TN equivalent, key selection criteria include LPC/eSPI host interface compatibility, VBAT-powered RTC and wake-up timers, secure boot with immutable ROM, 148 GPIOs with 1.8V/3.3V I/O support, and integrated PECI 3.0 and BC-Link for companion device interconnect.
Technical Context
The MEC1703Q-B2-I/TN implements a tightly coupled ARM Cortex-M4F core with hardware FPU, NVIC supporting 240 interrupt sources, and debug infrastructure including SWJ-DP, DWT, FPB, ITM, ETM, and TPIU. Its memory subsystem includes boot ROM, configurable SRAM blocks (up to 480KB total), 128-byte VBAT-SRAM, and 2KB EEPROM with 1M write-cycle endurance.
It features dual host interface capability-LPC (19–33 MHz, 1.8V/3.3V) and Intel eSPI (compliant, four-channel)-alongside five ACPI-ECI instances, eight 8042-style register interfaces, and dedicated peripherals: 18×8 keyboard scan matrix, four breathing/blink LED controllers, three RC_ID ports, and eleven PWM outputs with RPM-based fan control algorithms accurate to ±3% from 500–16k RPM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M4F with hardware FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupt sources |
| SRAM | Up to 480KB total (224KB+256KB or 416KB+64KB), configurable for code/data use |
| EEPROM | 2KB non-volatile memory with 32-byte page size and 1,000,000 write cycles |
| ADC | 16-channel, 10-bit converter with 1µs conversion time and ±1.5 LSB INL |
| PWM Outputs | 11 independent 16-bit PWMs supporting fan speed control with automatic tach feedback and spin-up routines |
| Crypto Engines | Dedicated AES (128/192/256), SHA-1/256/384/512, RSA (1024/2048-bit), ECC (≤640-bit), and TRNG |
| Host Interface | LPC (19–33 MHz, 1.8V/3.3V) and Intel eSPI (Peripheral/VW/OOB/Flash channels) |
| GPIO Count | 148 general-purpose I/O pins, all 1.8V-capable, with programmable drive strength and glitch protection |
Pinout & Package
MEC1703Q-B2-I/TN is housed in a 169-pin WFBGA package (RoHS-compliant, 6.0 mm × 6.0 mm, 0.4 mm pitch), with VBAT, VTR, and VCC power domains, and I/O banks supporting 1.8V or 3.3V operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main runtime supply input | Provides power to digital logic and high-speed peripherals during active operation |
| VBAT | Battery backup supply input | Retains RTC, week timer, 128-byte SRAM, and VCI registers during system suspend |
| VTR | Standby power plane input | Enables low-current sleep mode operation for LPC/eSPI, RTC, and wake-up logic |
| LPC_CLK | LPC bus clock input | Accepts 19–33 MHz clock for LPC host communication; also supports eSPI CLK when configured |
| eSPI_CS# | eSPI chip select | Active-low signal enabling eSPI peripheral, virtual wire, OOB, and flash channel transactions |
| GPIO_0–GPIO_147 | General-purpose I/O | Configurable as inputs/outputs with programmable slew rate, drive strength, and 1.8V/3.3V voltage domain assignment |
| PS2_CLK/PS2_DAT | PS/2 interface signals | Supports up to five PS/2 ports with edge-triggered wake capability and 5V-tolerant pins |
| RTC_XTAL_IN/OUT | 32.768 kHz crystal oscillator terminals | Drives VBAT-powered real-time clock and hibernation timers with ±20 ppm stability |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | Immutable Boot ROM enforces authentication of external SPI Flash images using AES-256 encryption and SHA-256 hash verification before execution |
| VBAT-Powered Subsystem | RTC, week timer, 128-byte SRAM, power-fail status, and five wake-up inputs remain fully functional on battery only |
| Hardware Cryptographic Acceleration | Dedicated AES, SHA, RSA/ECC engines offload CPU during firmware updates, secure boot, and TPM-related operations |
| Fan Control Intelligence | Two RPM-based fan controllers integrate tachometer feedback, aging detection, ramp rate control, and spin-up sequencing without host intervention |
| Multi-Interface Host Connectivity | Simultaneous LPC and eSPI support enables flexible platform integration; eSPI allows EC-to-host memory access and flash channeling |
| Keyboard Scan Flexibility | 18×8 matrix with push-pull drive option delivers fast signal switching and low-latency key detection in ultra-thin notebook designs |
Applications
| Notebook Power Management | Tablet System Control |
|---|---|
|
Use Scenario: Managing S0–S5 power states, thermal throttling, battery charging, and lid-open/closed detection in clamshell notebooks. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI-compliant PM1 logic, SCI event generation, and SMI# signaling to PCH/CPU. Use Value: Enables instant-on resume, connected standby compliance, and precise VBAT-based wake timing down to 30 µs via RTOS timer. |
Use Scenario: Coordinating touch controller, display backlight, battery gauge, and USB-C PD negotiation in 2-in-1 convertible tablets. IC Role / Device Role / Timing Role: Central I/O hub interfacing with SMBus battery packs, PS/2 digitizers, and eSPI-connected sensors via dedicated host interface instances. Use Value: Reduces BOM count by integrating 11 PWMs, 16 ADC channels, and 4 breathing LED controllers-eliminating discrete fan/LED drivers. |
| Industrial Thin Client | Embedded Security Module |
|
Use Scenario: Providing keyboard/mouse emulation, thermal monitoring, and remote firmware update coordination in fanless industrial thin clients. IC Role / Device Role / Timing Role: Standalone EC managing LPC-based host communication, 10-bit ADC thermistor readings, and watchdog-triggered recovery sequences. Use Value: Delivers deterministic 1µs delay register and 16-bit counter/timers for precise sensor polling intervals and fail-safe reset timing. |
Use Scenario: Serving as root-of-trust anchor in secure boot chains for medical or financial edge devices requiring NIST SP 800-193 compliance. IC Role / Device Role / Timing Role: Hardware-enforced secure bootloader verifying signed firmware images using AES-256 decryption and SHA-512 hashing prior to execution. Use Value: Provides tamper-resistant monotonic counter, TRNG, and immutable ROM-meeting requirements for FIPS 140-2 Level 3 cryptographic modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1703Q-B2-I/SZ | 144-pin WFBGA package (6.0×6.0 mm, 0.4 mm pitch); 123 GPIOs vs. 148; identical core/peripherals but reduced I/O count | Suitable for space-constrained designs where full 148-GPIO capability is unnecessary | Select when PCB layout requires smaller footprint and fewer GPIOs suffice for target platform |
| MEC1703Q-B2-I/XY | 169-pin WFBGA package with same pin count but different ball map; includes UPD dead-battery support not present in /TN variant | Required for platforms needing unregulated power detection during battery removal or deep discharge events | Choose only if UPD functionality is mandatory; otherwise /TN offers identical feature set at lower cost |
Compared with MEC1703Q-B2-I/TN, the /SZ variant reduces GPIO count and package size for compact designs, while the /XY variant adds UPD support for battery health monitoring-neither is pin-compatible, and both require board-level redesign for substitution.
Availability
MEC1703Q-B2-I/TN is available at Aetrix Electronics and suitable for notebook power management, tablet system control, and industrial thin client applications requiring stable component supply across multi-year production cycles.
Supply support for MEC1703Q-B2-I/TN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and security solutions, serving automotive, industrial, communications, and consumer markets with vertically integrated silicon and software tools.
The MEC170x family is Microchip's purpose-built embedded controller line for x86-based mobile platforms, engineered to replace legacy 8051-based ECs with ARM Cortex-M4F performance, cryptographic acceleration, and ACPI/eSPI compliance.
FAQ
What host interface protocols does the MEC1703Q-B2-I/TN support?
The MEC1703Q-B2-I/TN supports both Intel Low Pin Count (LPC) and enhanced Serial Peripheral Interface (eSPI) host protocols. LPC operates at 19–33 MHz with 1.8V/3.3V I/O support, while eSPI complies with the Intel specification and provides four logical channels: peripheral, virtual wire, out-of-band, and flash. The MEC1703Q-B2-I/TN can be configured for either interface at boot time via its configuration registers, and both are fully functional in S3/S4/S5 sleep states.
Does the MEC1703Q-B2-I/TN include hardware cryptographic acceleration?
Yes, the MEC1703Q-B2-I/TN integrates three dedicated hardware cryptographic engines: an AES engine supporting ECB/CTR/CBC/OFB modes with 128/192/256-bit keys; a hash engine supporting SHA-1, SHA-256, SHA-384, and SHA-512; and a public-key engine supporting RSA (1024/2048-bit) and ECC (up to 640-bit). These engines share DMA access to SRAM and operate independently of the Cortex-M4F core, enabling secure boot, firmware authentication, and TPM-related operations without CPU overhead.
What is the memory configuration of the MEC1703Q-B2-I/TN?
The MEC1703Q-B2-I/TN contains 64KB boot ROM, two configurable SRAM blocks totaling 256KB, 320KB, or 480KB (e.g., 224KB + 256KB), 128 bytes of VBAT-backed SRAM, and 2KB of EEPROM with 32-byte pages and 1,000,000 write-cycle endurance. The SRAM blocks are independently assignable for code or data storage, and the EEPROM supports single-byte read/write access. This memory architecture supports secure boot, dual-image firmware updates, and persistent platform configuration storage.
How many GPIOs does the MEC1703Q-B2-I/TN provide, and what voltage levels do they support?
The MEC1703Q-B2-I/TN provides up to 148 GPIOs, all capable of 1.8V operation. I/O banks are grouped into three voltage domains (VBAT, VTR, VCC), allowing mixed-voltage operation across pins. Each GPIO supports programmable drive strength, slew rate, and glitch filtering. Six GPIOs are battery-powered (BGPO) and retain state during main power loss. The 148-GPIO count is specific to the 169-pin WFBGA-TN package and confirmed in Table 1-1 of DS00002206H.
Is the MEC1703Q-B2-I/TN qualified for notebook platform ACPI compliance?
Yes, the MEC1703Q-B2-I/TN is explicitly designed for ACPI-compliant notebook and tablet platforms. It implements full ACPI Embedded Controller Interface (ACPI-ECI) with five independent instances, supports SCI event generation, SMI# output, and PM1 block interface, and meets ACPI 5.0+ specifications for sleep/wake transitions (S0–S5). Its VTR/VBAT power domains ensure low-standby current in S3/S4/S5, and its RTC, week timer, and hibernation timer enable sub-second wake accuracy required for modern connected standby implementations.
MEC1703Q-B2-I/TN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 169-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4F
- Program Memory Type:
- EEPROM (2kB), Boot ROM (64kB)
- Controller Series:
- MEC170x
- RAM Size:
- 480K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 148
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 169-WFBGA (11x11)
MEC1703Q-B2-I/TN FAQ
1.How can I place an order for MEC1703Q-B2-I/TN through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1703Q-B2-I/TN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1703Q-B2-I/TN reliable?
The price and inventory of MEC1703Q-B2-I/TN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1703Q-B2-I/TN is usually 5 days.
3.What payment methods are accepted for MEC1703Q-B2-I/TN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1703Q-B2-I/TN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1703Q-B2-I/TN?
MEC1703Q-B2-I/TN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1703Q-B2-I/TN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1703Q-B2-I/TN?
For technical support, including MEC1703Q-B2-I/TN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1703Q-B2-I/TN requirements.
6.How does Aetrix verify that MEC1703Q-B2-I/TN is sourced from the original manufacturer or authorized distributors?
All MEC1703Q-B2-I/TN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1703Q-B2-I/TN meets industry standards.
7.What is the process for return or replacement of MEC1703Q-B2-I/TN?
All MEC1703Q-B2-I/TN units undergo pre-shipment inspection (PSI). If there is an issue with MEC1703Q-B2-I/TN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1703Q-B2-I/TN part is unused and in its original packaging.
Return procedure for MEC1703Q-B2-I/TN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1703Q-B2-I/TN Tags
-
CYPD3175-24LQXQ
Infineon Technologies
-
SLB9672VU20FW1523XTMA1
Infineon Technologies
-
SLB9670VQ20FW785XTMA1
Infineon Technologies
-
SLB9672XU20FW1523XTMA1
Infineon Technologies
-
SLB9673XU20FW2613XTMA1
Infineon Technologies
-
CYPD3125-40LQXIT
Infineon Technologies
-
AT97SC3204-U2A1A-20
Microchip Technology
-
AT97SC3204-U2A1A-10
Microchip Technology
-
SLM9670AQ20FW1311XTMA1
Infineon Technologies
-
SLB9672XU20FW1613XTMA1
Infineon Technologies
-
SLB9672AU20FW1613XTMA1
Infineon Technologies
-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
