Microchip Technology MEC1704Q-C1-I/SZ
- Part No.:
- MEC1704Q-C1-I/SZ
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 144-WFBGA
- Datasheet:
-
MEC1704Q-C1-I/SZ.pdf
- Description:
- EMBEDDED CONTROLLER 480 KB TOTAL
- Quantity:
- Payment:

- Shipping:

Inventory:3,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1704Q-C1-I/SZ from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform power management, keyboard scanning, and system control. It integrates 256KB–480KB SRAM, 2KB EEPROM, hardware AES/SHA/RSA cryptographic engines, RTC, eSPI/LPC host interface, and 123 GPIOs with 1.8V/3.3V I/O support.
For engineers reviewing the MEC1704Q-C1-I/SZ datasheet, MEC1704Q-C1-I/SZ pinout, MEC1704Q-C1-I/SZ application, or MEC1704Q-C1-I/SZ equivalent, key selection criteria include eSPI/LPC dual-host compatibility, VBAT-backed RTC and 128-byte SRAM, secure boot with immutable ROM, 11-channel PWM fan control, and 16-channel 10-bit ADC with ±1.5 LSB INL.
Technical Context
The MEC1704Q-C1-I/SZ implements a tightly coupled ARM Cortex-M4F core with hardware FPU, NVIC supporting 240 interrupt sources, and full ARM-standard debug infrastructure (SWJ-DP, DWT, ITM, ETM, TPIU). Its memory subsystem includes configurable SRAM blocks (224KB/288KB/416KB + 32KB/64KB), 64KB boot ROM, and battery-backed 128-byte SRAM.
It supports dual-host communication via Intel eSPI (Peripheral/VW/OOB/Flash channels) and LPC (19–33 MHz, ACPI SCI/SMI), alongside five PS/2 controllers, four SMBus 2.0 hosts, two UARTs, and BC-Link for companion device expansion. Power management includes VTR/VBAT standby planes, hibernation timer (0.5ms–128 min wake), and PECI 3.0 interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M4F with hardware FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupt sources |
| Memory | Up to 480KB SRAM (224KB+256KB config), 64KB boot ROM, 2KB EEPROM (1M write cycles), 128B VBAT-SRAM |
| Host Interface | eSPI-compliant (4-channel) and LPC (19–33 MHz, ACPI SCI/SMI), both supporting 1.8V operation |
| Crypto Engine | Hardware AES-128/192/256 (ECB/CBC/CTR/OFB), SHA-1/256/384/512, RSA-2048/ECC-640, TRNG with 1K-bit FIFO |
| Timers & PWM | Four 16-bit counter/timers, two 32-bit RTOS timers, hibernation timer, week timer, 11×16-bit PWM outputs with RPM feedback |
| Analog & I/O | 16-channel 10-bit ADC (1µs conversion, ±1.5 LSB INL), 123 GPIOs (1.8V/3.3V configurable), 4× breathing/blink LED controllers |
| Power Planes | Dual standby supplies (VTR, VBAT), runtime VCC sensing, low-standby current in sleep mode, integrated reset generator |
Pinout & Package
MEC1704Q-C1-I/SZ is housed in a 144-pin WFBGA package (RoHS compliant, 6 × 6 mm, 0.5 mm pitch) with ball pitch optimized for high-density notebook PCB layouts and thermal performance under sustained EC workload.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Runtime power plane (3.3V); powers core logic, GPIOs, and digital peripherals during active/suspend states |
| VBAT | Standby battery supply | Backs RTC, 128B SRAM, week timer, and VCI interface during S5/S4; enables instant-on resume |
| VTR | Standby rail voltage | Supplies eSPI/LPC I/O buffers, GPIOs, and low-power logic during S3/S4/S5; enables wake event detection |
| LPC_CLK / eSPI_CLK | Host interface clock input | LPC: 19–33 MHz; eSPI: 20/25/33/66 MHz - determines maximum host transaction bandwidth and latency |
| GPIO_00–GPIO_122 | General-purpose I/O bank | 123 pins configurable as inputs/outputs with programmable drive strength, slew rate, and glitch filtering |
| PS2_CLK0–PS2_DAT4 | PS/2 interface signals | Five dedicated PS/2 ports (3 controllers); two 5V-tolerant; support edge-triggered wake from suspend |
| SMBUS_SCL0–SMBUS_SDA3 | SMBus 2.0 host interface | Four independent SMBus controllers; fully operational on VTR/VBAT; support up to 1MHz clock and clock stretching |
| UART0_TX/RX, UART1_TX/RX | Serial debug and host communication | Two 16C550-compatible UARTs; UART0: 2-pin; UART1: 4-pin or 8-pin (modem control); accessible by host and EC |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot with Hardware Root of Trust | Immutable boot ROM validates SPI flash firmware signature before execution; supports AES-256 encrypted images and fallback recovery |
| eSPI + LPC Dual-Host Flexibility | Single die supports either Intel eSPI or legacy LPC host interface - simplifies platform migration and BIOS reuse across generations |
| VBAT-Powered Real-Time Subsystem | RTC, week timer, hibernation timer, and 128B SRAM remain fully functional on battery only - enables precise wake scheduling without main power |
| 11-Channel Fan Control with Auto Feedback | Each PWM output pairs with tachometer input; 3% RPM accuracy (500–16k RPM), spin-up routine, aging detection, and ramp-rate control |
| Integrated Cryptographic Acceleration | Dedicated AES/SHA/RSA engines offload CPU; DMA-shared SRAM access enables high-throughput secure boot, firmware update, and TPM operations |
| Keyboard Scan + Breathing LED Co-Processing | 18×8 matrix scan with push-pull drive + 4× breathing LED controllers (piecewise-linear PWM curves) - reduces host CPU load and enables dynamic UI effects |
Applications
| Smart Notebook Power Management | Convertible Tablet System Control |
|---|---|
|
Use Scenario: Managing S0ix/S3/S4/S5 state transitions, thermal throttling, battery charge/discharge coordination, and lid-open/closed detection in ultra-thin notebooks. IC Role / Device Role / Timing Role: Primary embedded controller executing ACPI EC firmware; handles SCI/SMI generation, VBAT-powered RTC alarm wake, and LPC/eSPI host messaging. Use Value: Enables connected standby compliance with sub-5mW S0ix idle power; leverages VTR/VBAT rails to maintain real-time context during deep sleep. |
Use Scenario: Supporting hinge-angle sensing, auto-rotate, stylus proximity, and detachable keyboard handshaking in 2-in-1 tablets. IC Role / Device Role / Timing Role: System-level coordinator interfacing with PS/2 keyboard, SMBus sensors (thermistors, accelerometers), and GPIO-based hinge switches. Use Value: 123 GPIOs with glitch filtering and RC_ID ports replace discrete analog front-ends; breathing LED controllers drive status indicators without host intervention. |
| Enterprise Laptop Security Subsystem | Industrial Thin Client I/O Hub |
|
Use Scenario: Enabling hardware-rooted security features including measured boot, firmware attestation, and secure firmware updates in corporate laptops. IC Role / Device Role / Timing Role: Cryptographic co-processor performing AES decryption, SHA-256 hashing, and RSA-2048 signature verification during boot and runtime. Use Value: Offloads TPM 2.0 operations from main CPU; immutable boot ROM and secure flash loader prevent persistent firmware compromise. |
Use Scenario: Acting as centralized I/O manager in fanless industrial thin clients requiring long-term reliability, wide-temp operation, and remote diagnostics. IC Role / Device Role / Timing Role: Host-facing EC providing UART debug port, Port 80 BIOS trace, TFDP, and JTAG/SWD access - all independently powered by VTR/VBAT. Use Value: Enables field firmware updates and failure analysis without main power; battery-backed SRAM preserves diagnostic logs across AC loss events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1703Q-C1-I/SZ | Same 144-pin WFBGA package; identical core, crypto, and timer IP; differs in SRAM config (224KB+32KB vs. 224KB+64KB) and lacks 2KB EEPROM | Targeted at cost-sensitive platforms where non-volatile parameter storage is handled externally or via shared flash | Select when EEPROM persistence is unnecessary and BOM cost optimization is prioritized over field-configurable calibration data retention |
| MEC1705Q-C1-I/SZ | Same 144-pin WFBGA package; adds 2KB EEPROM and UPD dead-battery support; identical peripheral set and memory architecture | Required for platforms needing battery-backed parameter retention after extended shelf life or UPS-less deployments | Choose when firmware must retain user settings, calibration offsets, or security keys across multi-year storage without backup power maintenance |
Compared with MEC1704Q-C1-I/SZ, MEC1703Q-C1-I/SZ removes EEPROM but retains full cryptographic and timing functionality, while MEC1705Q-C1-I/SZ adds UPD support and EEPROM - making MEC1704Q-C1-I/SZ the balanced mid-tier option for notebooks requiring secure boot, RTC, and fan control without UPD or EEPROM dependencies.
Availability
MEC1704Q-C1-I/SZ is available at Aetrix Electronics and suitable for notebook platform development, convertible tablet system integration, and enterprise laptop security subsystem design requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for MEC1704Q-C1-I/SZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and computing markets with scalable, secure, and energy-efficient silicon.
The MEC170x family is Microchip's purpose-built embedded controller line for Windows- and Chrome OS-based mobile platforms, engineered to replace legacy 8051-based ECs with ARM-based performance, hardware security, and advanced power management.
FAQ
What host interfaces does the MEC1704Q-C1-I/SZ support?
The MEC1704Q-C1-I/SZ supports both Intel eSPI (compliant with specification v1.1) and legacy LPC (19–33 MHz) host interfaces. These are mutually exclusive configurations selected at boot time via strap pins or firmware; eSPI operates at 1.8V, LPC supports 1.8V/3.3V I/O. Both provide ACPI SCI, SMI#, and serial IRQ signaling essential for OS power management.
Does the MEC1704Q-C1-I/SZ include hardware cryptographic acceleration?
Yes, the MEC1704Q-C1-I/SZ integrates three dedicated hardware engines: AES (128/192/256-bit ECB/CBC/CTR/OFB), SHA (SHA-1/256/384/512), and public-key (RSA-2048/ECC-640). All share a DMA interface to SRAM and include a TRNG with 1K-bit FIFO - enabling secure boot, firmware signing, and TPM 2.0 operations without CPU overhead.
What is the memory configuration of the MEC1704Q-C1-I/SZ?
The MEC1704Q-C1-I/SZ provides configurable internal memory: two SRAM blocks totaling 256KB, 320KB, or 480KB (224KB/288KB/416KB + 32KB/64KB), 64KB boot ROM, 2KB EEPROM (1M write endurance, 32-byte pages), and 128 bytes of VBAT-backed SRAM. Memory mapping is fixed per variant and documented in DS00002206H Section 6.0.
How many GPIOs does the MEC1704Q-C1-I/SZ offer, and what voltage levels do they support?
The MEC1704Q-C1-I/SZ provides 123 general-purpose I/O pins, all configurable for 1.8V operation and most supporting 3.3V tolerance. Each GPIO includes programmable drive strength, slew rate control, and glitch filtering. Six are battery-powered general-purpose outputs (BGPO), and eight support pass-through functionality for direct host routing.
Is the MEC1704Q-C1-I/SZ qualified for automotive or industrial temperature ranges?
No - the MEC1704Q-C1-I/SZ is specified for industrial temperature range (–40°C to +85°C) and intended for notebook, tablet, and commercial computing applications. It is not AEC-Q100 qualified. For extended temperature or automotive use, Microchip offers separate MEC13xx or LAN925x families with appropriate qualification and screening.
MEC1704Q-C1-I/SZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 144-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4
- Program Memory Type:
- -
- Controller Series:
- MEC170x
- RAM Size:
- 480K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 123
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 144-WFBGA (9x9)
MEC1704Q-C1-I/SZ FAQ
1.How can I place an order for MEC1704Q-C1-I/SZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1704Q-C1-I/SZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1704Q-C1-I/SZ reliable?
The price and inventory of MEC1704Q-C1-I/SZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1704Q-C1-I/SZ is usually 5 days.
3.What payment methods are accepted for MEC1704Q-C1-I/SZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1704Q-C1-I/SZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1704Q-C1-I/SZ?
MEC1704Q-C1-I/SZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1704Q-C1-I/SZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1704Q-C1-I/SZ?
For technical support, including MEC1704Q-C1-I/SZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1704Q-C1-I/SZ requirements.
6.How does Aetrix verify that MEC1704Q-C1-I/SZ is sourced from the original manufacturer or authorized distributors?
All MEC1704Q-C1-I/SZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1704Q-C1-I/SZ meets industry standards.
7.What is the process for return or replacement of MEC1704Q-C1-I/SZ?
All MEC1704Q-C1-I/SZ units undergo pre-shipment inspection (PSI). If there is an issue with MEC1704Q-C1-I/SZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1704Q-C1-I/SZ part is unused and in its original packaging.
Return procedure for MEC1704Q-C1-I/SZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1704Q-C1-I/SZ Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

