Microchip Technology MEC1705Q-C1-I/SZ
- Part No.:
- MEC1705Q-C1-I/SZ
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 144-WFBGA
- Datasheet:
-
MEC1705Q-C1-I/SZ.pdf
- Description:
- EMBEDDED CONTROLLER 480 KB TOTAL
- Quantity:
- Payment:

- Shipping:

Inventory:4,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MEC1705Q-C1-I/SZ from Microchip Technology is an ARM Cortex-M4F-based embedded controller designed for notebook and tablet platform power management, keyboard scanning, and system control. It integrates 256KB–480KB SRAM, 2KB EEPROM, hardware AES/SHA/RSA cryptographic engines, and supports LPC/eSPI host interfaces with ACPI compliance. It operates across VCC (runtime), VTR (standby), and VBAT (battery) power planes for connected standby operation.
For engineers reviewing the MEC1705Q-C1-I/SZ datasheet, MEC1705Q-C1-I/SZ pinout, MEC1705Q-C1-I/SZ application, or MEC1705Q-C1-I/SZ equivalent, key selection considerations include its dual-power-domain GPIO support (1.8V/3.3V), 148-pin WFBGA-SZ package, eSPI/LPC interface flexibility, secure boot with immutable ROM, and integrated fan/PWM/RTC/ADC subsystems for thermal and peripheral management.
Technical Context
The MEC1705Q-C1-I/SZ implements a full-featured ARM Cortex-M4F core with hardware FPU, NVIC supporting 240 interrupt sources, and debug infrastructure including SWJ-DP, DWT, FPB, ITM, ETM, and TPIU. Its memory subsystem includes 64KB boot ROM, configurable SRAM blocks totaling 256KB/320KB/480KB, 128-byte VBAT-SRAM, and 2KB EEPROM with 1M write-cycle endurance.
It delivers mixed-signal I/O control via five PS/2 controllers, four SMBus 2.0 hosts, two UARTs (one 8-pin, one 4-pin), 16-channel 10-bit ADC (1μs conversion), eleven 16-bit PWMs, three tachometer inputs, RTC with calendar/alarm, and hibernation/week/RTOS timers-all operating across main, suspend, and battery power domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M4F with hardware FPU, 32-bit v7-M ISA, bit-banding, and 240 NVIC interrupt sources |
| SRAM | Total 256KB/320KB/480KB in two configurable blocks-usable for code or data with independent sizing |
| EEPROM | 2KB non-volatile memory with single-byte read/write, 32-byte page size, and 1,000,000 write cycles |
| eSPI/LPC | eSPI-compliant (Intel spec) and LPC (19–33 MHz) host interfaces; both support ACPI SCI/SMI and serial IRQ |
| Crypto Engines | Dedicated AES (128/192/256-bit), SHA-1/256/384/512, RSA/ECC (up to 2048-bit/640-bit) with DMA-linked SRAM access |
| Power Domains | Three independent supply planes: VCC (runtime), VTR (standby), VBAT (battery-backed); enables sub-μA sleep current |
| GPIO | Up to 148 pins with 1.8V/3.3V selectable I/O voltage, glitch protection, programmable drive strength/slew rate |
Pinout & Package
MEC1705Q-C1-I/SZ is housed in a 144-pin WFBGA-SZ RoHS-compliant package (5.0 mm × 5.0 mm, 0.4 mm pitch), optimized for space-constrained notebook platforms. Pin mapping is defined per Microchip DS00002206H, Section 2.0.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Runtime power domain (3.3V); powers core logic, digital peripherals, and high-speed interfaces |
| VTR | Standby power supply input | Enables low-power retention of registers, timers, and wake-up logic during S3/S4 states |
| VBAT | Battery backup supply input | Powers RTC, 128-byte SRAM, week timer, and VCI interface during complete system shutdown |
| LPC_CLK | LPC bus clock input | Accepts 19–33 MHz clock for LPC host communication; supports clock run mode during suspend |
| eSPI_CS# | eSPI chip select | Active-low enable for eSPI peripheral/virtual wire/flash channel operations per Intel eSPI spec |
| GPIO_0–GPIO_147 | General-purpose I/O | Configurable as input/output/pull-up/pull-down; most support glitch filtering and 1.8V/3.3V I/O voltage selection |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | Immutable Boot ROM enforces authentication of external SPI flash images using AES-256 encryption and SHA-256 hash verification |
| Multi-Power-Domain Operation | Independent VCC/VTR/VBAT rails allow simultaneous runtime, suspend, and battery-backed functionality-critical for instant-on and connected standby |
| Hardware Cryptographic Acceleration | Dedicated AES/SHA/RSA engines offload CPU during firmware updates, TPM operations, and secure boot validation-reducing latency and power |
| Fan & Thermal Management | Eleven 16-bit PWM outputs + three tach inputs + RPM-based speed control algorithms deliver ±3% accuracy from 500–16k RPM with spin-up/ramp control |
| Flexible Host Interface Support | Single die supports LPC, eSPI, or I²C host connectivity-enabling design reuse across legacy and next-gen platform architectures |
Applications
| Notebook Power Management | Embedded Keyboard Controller |
|---|---|
|
Use Scenario: Managing S0ix/S3/S4/S5 state transitions, battery charging, thermal throttling, and lid-open detection in ultrabook platforms. IC Role / Device Role / Timing Role: Central embedded controller executing ACPI-compliant power policy, interfacing with PCH via eSPI/LPC, and coordinating VBAT-retained RTC/timers. Use Value: Enables sub-100μA deep-sleep current and <10ms resume latency by leveraging VTR/VBAT domains and hardware-accelerated wake event handling. |
Use Scenario: Scanning 18×8 keyboard matrix while supporting PS/2 mouse emulation and hotkey processing in clamshell devices. IC Role / Device Role / Timing Role: Dedicated keyboard scan engine with push-pull drive, edge-triggered wake capability, and 8042-compatible register interface. Use Value: Eliminates need for discrete keyboard controller; reduces BOM count and supports fast signal switching with programmable slew rate on GPIOs. |
| Thermal Control Subsystem | Secure Firmware Update Endpoint |
|
Use Scenario: Regulating fan speed based on ADC-measured thermistor readings and PECI 3.0 CPU temperature reports in thin-and-light notebooks. IC Role / Device Role / Timing Role: Real-time PWM generation, tachometer capture, and closed-loop RPM control using dedicated hardware timers and analog front end. Use Value: Achieves ±3% fan speed accuracy across 500–16k RPM range with automatic aging detection and ramp-rate limiting-improving acoustic performance. |
Use Scenario: Authenticating and decrypting firmware updates delivered over shared SPI flash in OEM-managed device lifecycle programs. IC Role / Device Role / Timing Role: Root-of-trust execution environment with immutable Boot ROM, hardware AES-256 decryption, and SHA-256 signature verification. Use Value: Prevents unauthorized firmware modification; ensures only signed, encrypted images execute-meeting Windows HLK and OEM security requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MEC1703Q-C1-I/SZ | Same 144-pin WFBGA-SZ package and ARM Cortex-M4F core, but with 2KB EEPROM and 123 GPIOs (vs. 148) | Lacks UPD dead-battery support and has reduced PS/2 port count (4 vs. 4 ports, same controller count) | Select when lower GPIO count and no UPD requirement suffice; retains identical crypto, eSPI, and fan control capabilities |
| MEC1704Q-C1-I/SZ | Shares same package and core, but omits EEPROM and offers 123 GPIOs; includes BC-Link master for companion IC expansion | No 2KB EEPROM or UPD support; targets split-architecture designs requiring BC-Link peer-to-peer communication | Choose for systems needing external I/O expansion via BC-Link rather than local non-volatile storage or battery-fail detection |
Compared with MEC1705Q-C1-I/SZ, MEC1703Q-C1-I/SZ provides identical security and interface features at lower GPIO count and no UPD, while MEC1704Q-C1-I/SZ trades EEPROM for BC-Link expandability-making MEC1705Q-C1-I/SZ optimal for full-featured, self-contained notebook EC designs requiring EEPROM persistence and UPD support.
Availability
MEC1705Q-C1-I/SZ is available at Aetrix Electronics and suitable for notebook platform development, embedded thermal management systems, and secure firmware update infrastructure requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MEC1705Q-C1-I/SZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash-IP solutions, serving automotive, industrial, communications, and consumer markets with silicon, software, and development tools.
The MEC170x product line is engineered specifically for notebook and tablet embedded controller roles-integrating ARM Cortex-M4F processing, mixed-signal I/O, cryptographic acceleration, and multi-rail power management into a single SoC for system-level power and peripheral control.
FAQ
What is the primary function of the MEC1705Q-C1-I/SZ in a notebook platform?
The MEC1705Q-C1-I/SZ serves as the central embedded controller managing power sequencing, keyboard/mouse scanning, thermal regulation, battery monitoring, and ACPI-compliant system state transitions. It executes firmware from external SPI flash, interfaces with the PCH via eSPI or LPC, and maintains real-time functions-including RTC and wake timers-using VBAT power. Its ARM Cortex-M4F core enables complex control logic while hardware accelerators handle crypto, PWM, and ADC tasks efficiently.
Does the MEC1705Q-C1-I/SZ support both LPC and eSPI host interfaces simultaneously?
No-the MEC1705Q-C1-I/SZ supports LPC and eSPI as mutually exclusive host interface options; configuration is determined at boot time via strap pins or firmware initialization. The device can be configured for LPC-only, eSPI-only, or I²C-only operation depending on platform requirements. Both interfaces share common ACPI services (SCI, SMI, serial IRQ) and support low-power modes, but only one is active per system design.
What cryptographic capabilities does the MEC1705Q-C1-I/SZ provide for secure boot?
The MEC1705Q-C1-I/SZ includes a hardware Root of Trust with immutable Boot ROM that validates external SPI flash images using SHA-256 hashing and AES-256 decryption. It supports ECB, CTR, CBC, and OFB AES modes with 128/192/256-bit keys, SHA-1 through SHA-512, and RSA/ECC public-key operations up to 2048-bit/640-bit. These engines operate via DMA-linked SRAM access, enabling fast, low-overhead firmware authentication without CPU intervention.
How many GPIOs does the MEC1705Q-C1-I/SZ support, and what voltage levels are compatible?
The MEC1705Q-C1-I/SZ supports up to 148 GPIOs, all configurable for 1.8V or 3.3V I/O operation. Most pins include glitch filtering, programmable drive strength, and slew rate control. Six GPIOs are battery-powered (BGPO), retaining output state during VCC/VTR loss. The device's three voltage supply regions (VCC, VTR, VBAT) allow selective powering of GPIO banks to minimize leakage in deep-sleep states.
Is the MEC1705Q-C1-I/SZ pin-compatible with other members of the MEC170x family?
The MEC1705Q-C1-I/SZ uses the 144-pin WFBGA-SZ package, which is shared with MEC1701Q-C1-I/SZ and MEC1703Q-C1-I/SZ-but pin functions are not fully interchangeable due to differences in peripheral allocation (e.g., PS/2 port count, UART pinouts, and BGPO assignments). While footprint-compatible, PCB layout reuse requires verification against each device's specific pin configuration table in DS00002206H Section 2.0.
MEC1705Q-C1-I/SZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 144-WFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Keyboard and Embedded Controller
- Core Processor:
- ARM® Cortex®-M4
- Program Memory Type:
- -
- Controller Series:
- MEC170x
- RAM Size:
- 480K x 8
- Interface:
- ACPI, EBI/EMI, eSPI, I2C, LPC, PECI, PS/2, QSPI, SPI
- Number of I/O:
- 123
- Voltage - Supply:
- 1.71V ~ 3.465V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 144-WFBGA (9x9)
MEC1705Q-C1-I/SZ FAQ
1.How can I place an order for MEC1705Q-C1-I/SZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MEC1705Q-C1-I/SZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MEC1705Q-C1-I/SZ reliable?
The price and inventory of MEC1705Q-C1-I/SZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MEC1705Q-C1-I/SZ is usually 5 days.
3.What payment methods are accepted for MEC1705Q-C1-I/SZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MEC1705Q-C1-I/SZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MEC1705Q-C1-I/SZ?
MEC1705Q-C1-I/SZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MEC1705Q-C1-I/SZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MEC1705Q-C1-I/SZ?
For technical support, including MEC1705Q-C1-I/SZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MEC1705Q-C1-I/SZ requirements.
6.How does Aetrix verify that MEC1705Q-C1-I/SZ is sourced from the original manufacturer or authorized distributors?
All MEC1705Q-C1-I/SZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MEC1705Q-C1-I/SZ meets industry standards.
7.What is the process for return or replacement of MEC1705Q-C1-I/SZ?
All MEC1705Q-C1-I/SZ units undergo pre-shipment inspection (PSI). If there is an issue with MEC1705Q-C1-I/SZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MEC1705Q-C1-I/SZ part is unused and in its original packaging.
Return procedure for MEC1705Q-C1-I/SZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MEC1705Q-C1-I/SZ Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

