onsemi NP0640SAMCT3G
- Part No.:
- NP0640SAMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP0640SAMCT3G.pdf
- Description:
- THYRISTOR 58V 150A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:2,669
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP0640SAMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±58 V repetitive peak off-state voltage (VDRM), ±77 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP0640SAMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A (2×10 µs) non-repetitive surge current handling in SMB package.
Technical Context
The NP0640SAMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) during normal operation (IDRM ≤ 5 µA at VDRM), then switches to low-impedance (short-circuit) when transient voltage exceeds V(BO), shunting surge energy to ground. Its ultra-low 23 pF off-state capacitance ensures <0.5% signal attenuation at 10 MHz in DSL loops.
This TSPD uses silicon thyristor structure with controlled dv/dt immunity (≥100 V/µs) and di/dt rating of ±500 A/µs. It maintains stable V(BO) across −40°C to +125°C junction temperature and meets UL recognition per UL 1449 4th Ed. for telecom surge protectors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±58 V - maximum continuous line voltage the device blocks without triggering; sets minimum system operating margin for 48 V DC + 150 V RMS ring voltage applications. |
| V(BO) | ±77 V - guaranteed maximum clamping voltage seen by protected circuit; ensures safe margin below SLIC or relay breakdown thresholds. |
| Co (1 MHz) | 23 pF - ultra-low differential capacitance preserves signal integrity in ADSL/T1/E1 up to 2.048 MHz; enables >60 dB return loss at 1 MHz. |
| VT @ 2.2 A | 4 V - low on-state voltage minimizes power dissipation during surge conduction; supports 150 A peak pulse without thermal runaway in SMB package. |
| IH | 150 mA - holding current ensures automatic recovery to open state after surge decay; prevents latch-up under typical line feed currents (<20 mA). |
| IPPS (2×10 µs) | 150 A - non-repetitive surge current rating validated per GR-1089-CORE Level A; withstands lightning-induced transients on unprotected copper pairs. |
Pinout & Package
NP0640SAMCT3G is housed in an SMB (DO-214AA, Case 403C) surface-mount package with two terminals: Anode and Cathode arranged in a symmetrical bidirectional configuration. The device has no polarity marking; both terminals are functionally identical for AC line protection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Thyristor anode terminal | Connected to one side of protected line (e.g., Tip or Ring); forms bidirectional crowbar path with Cathode during overvoltage. |
| Cathode (K) | Thyristor cathode terminal | Connected to opposite side of protected line or ground reference; completes low-impedance surge shunt path when triggered. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF at 1 MHz - enables use in >2 MHz broadband data lines without degrading insertion loss or crosstalk. |
| Low leakage current | ≤5 µA at VDRM - ensures near-zero loading on idle telecom lines, preserving voice-band transparency and reducing standby power loss. |
| Precise bidirectional breakover | ±77 V V(BO) with tight tolerance - guarantees consistent clamping level on both polarities, critical for AC-coupled T1/E1 interfaces. |
| High surge current capability | 150 A (2×10 µs) per GR-1089-CORE Level A - protects against induced lightning surges without degradation after single-event stress. |
| Pb-free / RoHS-compliant | Meets JEDEC J-STD-020 moisture sensitivity level 1 - supports lead-free reflow assembly without popcorn cracking or delamination. |
Applications
| ADSL Central Office Line Card | T1/E1 Data Interface |
|---|---|
Use Scenario: Protection of tip/ring pairs feeding ADSL splitters and POTS filters in DSLAM line cards exposed to lightning-induced surges on outside plant copper. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed between line interface transformer secondary and SLIC IC input. Use Value: 23 pF capacitance avoids resonance with line impedance, maintaining >55 dB echo return loss across 0–1.1 MHz band while clamping transients to ≤77 V. |
Use Scenario: Surge protection on balanced T1 (1.544 Mbps) or E1 (2.048 Mbps) data links connecting PBX, routers, or channel banks to telco demarcation points. IC Role / Device Role / Timing Role: Primary overvoltage clamp on transformer-coupled receive/transmit paths, upstream of line driver/receiver ICs. Use Value: ±58 V VDRM allows safe operation at 150 V RMS ring voltage; ±77 V V(BO) stays below 100 V absolute max rating of TI DS26LS31 or similar receivers. |
| xDSL Customer Premises Equipment | Broadband Access Multiplexer |
Use Scenario: Integrated protection in residential DSL modems or gateways where PCB space is constrained and signal fidelity must be preserved across voice and data bands. IC Role / Device Role / Timing Role: Secondary protection stage after gas discharge tube (GDT), placed directly at RJ-11 connector entry point. Use Value: SMB footprint (5.21 × 4.57 mm) fits dense layouts; 23 pF Co prevents high-frequency roll-off that would impair VDSL2 vectoring performance above 17 MHz. |
Use Scenario: Front-end surge protection in multi-port DSLAM or GPON OLT chassis handling dozens of copper line inputs subject to repeated induced surges. IC Role / Device Role / Timing Role: First-stage solid-state protector on each line card, coordinated with upstream GDT and downstream TVS for staged clamping. Use Value: 150 mA IH ensures self-reset after 10/350 µs surges common in central office environments; 90 °C/W RθJA supports derating to 125 °C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional telecom surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SM712.TCT | Unidirectional dual-rail TVS (−12 V / +15 V clamping), 150 pF capacitance, 150 W peak power. | Limited to low-voltage DC interfaces (e.g., RS-232, USB); unsuitable for AC-coupled telecom lines due to polarity asymmetry and higher capacitance. | Select only for sub-12 V DC data ports requiring lower clamping voltage; not a functional substitute for NP0640SAMCT3G in xDSL/T1/E1. |
| PGB1010603MR | 3-terminal ESD array (IEC 61000-4-2), 0.5 pF per line, 8 kV contact discharge rating. | Designed for board-level ESD only (not surge); lacks GR-1089-CORE or ITU-K.21 compliance; no crowbar action or surge current rating. | Use only for secondary ESD protection downstream of NP0640SAMCT3G; cannot replace primary surge protection function. |
Compared with SM712.TCT and PGB1010603MR, the NP0640SAMCT3G uniquely delivers bidirectional 150 A surge handling, 23 pF capacitance, and GR-1089-CORE Level A compliance in a 2-terminal SMB package - making it the only suitable choice for primary line-side protection in telecom infrastructure.
Availability
NP0640SAMCT3G is available at Aetrix Electronics and suitable for xDSL central office equipment, T1/E1 data interfaces, and broadband access multiplexers requiring stable component supply, long-term lifecycle support, and traceable RoHS-compliant sourcing.
Supply support for NP0640SAMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, and communications markets.
The NP0640SAMCT3G belongs to the NPMC Series of ultra-low-capacitance thyristor surge protection devices, engineered specifically for high-speed telecom line protection where signal integrity and regulatory compliance (GR-1089-CORE, ITU-T K.20/K.21) are critical.
FAQ
What is the maximum continuous operating voltage for NP0640SAMCT3G?
The NP0640SAMCT3G has a repetitive peak off-state voltage (VDRM) of ±58 V, meaning it can continuously block up to 58 V peak AC or DC voltage in either polarity without triggering. This rating ensures reliable operation in telecom systems with 48 V DC battery feed and 150 V RMS ringing voltage, where peak line voltage reaches ~212 V - requiring coordination with upstream protectors like GDTs for full-system compliance.
Does NP0640SAMCT3G require external bias or control circuitry to operate?
No, the NP0640SAMCT3G is a passive crowbar device with no external control pins or bias requirements. It operates autonomously: remaining high-impedance until line voltage exceeds ±77 V (V(BO)), then latching low-impedance until current falls below 150 mA (IH). This self-triggering behavior eliminates need for monitoring ICs or power supplies, simplifying protection design in space-constrained telecom modules.
How does NP0640SAMCT3G compare to standard TVS diodes in telecom applications?
Unlike unidirectional TVS diodes, the NP0640SAMCT3G provides symmetrical bidirectional clamping with ultra-low 23 pF capacitance - critical for AC-coupled T1/E1 and xDSL signals. Standard TVS diodes exhibit higher capacitance (typically 100–500 pF), causing unacceptable insertion loss and phase distortion above 1 MHz, whereas NP0640SAMCT3G maintains signal fidelity while delivering 150 A surge current handling per GR-1089-CORE Level A.
Is NP0640SAMCT3G compliant with RoHS and lead-free assembly standards?
Yes, NP0640SAMCT3G is marked with "G" suffix indicating Pb-free construction and full RoHS compliance per EU Directive 2011/65/EU. It meets JEDEC J-STD-020 moisture sensitivity level 1 and is qualified for lead-free reflow soldering up to 260°C peak temperature, supporting modern SMT manufacturing without reliability concerns such as popcorn cracking or intermetallic growth.
Can NP0640SAMCT3G be used in series or parallel configurations for higher surge ratings?
NP0640SAMCT3G is not recommended for parallel connection due to mismatch in V(BO) tolerance (±5%), which causes uneven current sharing and potential single-device failure. For higher surge capacity, use staged protection: pair NP0640SAMCT3G with a front-end GDT (e.g., Bourns 2038-xx-SM-RPLF) to divert bulk energy, allowing the NP0640SAMCT3G to handle residual fast-rising transients with precise clamping.
NP0640SAMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 77V
- Voltage - Off State:
- 58V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 150 A
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 23pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP0640SAMCT3G FAQ
1.How can I place an order for NP0640SAMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP0640SAMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP0640SAMCT3G reliable?
The price and inventory of NP0640SAMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0640SAMCT3G is usually 5 days.
3.What payment methods are accepted for NP0640SAMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0640SAMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP0640SAMCT3G?
NP0640SAMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP0640SAMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP0640SAMCT3G?
For technical support, including NP0640SAMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0640SAMCT3G requirements.
6.How does Aetrix verify that NP0640SAMCT3G is sourced from the original manufacturer or authorized distributors?
All NP0640SAMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0640SAMCT3G meets industry standards.
7.What is the process for return or replacement of NP0640SAMCT3G?
All NP0640SAMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0640SAMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP0640SAMCT3G part is unused and in its original packaging.
Return procedure for NP0640SAMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP0640SAMCT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

