Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Circuit Protection > Transient Voltage Suppressors (TVS) > Thyristors

onsemi NP0640SBT3G

Name: NP0640SBT3G
Brand: onsemi
SKU: NP0640SBT3G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NP0640SBT3G

Manufacturer:: onsemi

Category:: Thyristors

Package:: DO-214AA, SMB

Datasheet:: NP0640SBT3G.pdf

Description:: THYRISTOR 58V 80A DO-214AA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,507

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NP0640SBT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 58 V peak off-state voltage (V_DRM), 77 V breakover voltage (V_BO), 4.0 V on-state voltage at 1.0 A, 150 mA holding current, and supports 150 A peak pulse current (2×10 µs waveform). It protects central office and customer premises equipment per GR-1089-CORE and IEC 61000-4-5.

For engineers reviewing the NP0640SBT3G datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, SMB package compatibility, 150 mA holding current threshold, 5.0 kV/µs critical dv/dt rating, and compliance with ITU-T K.20/K.21 surge immunity requirements.

Technical Context

The NP0640SBT3G operates as a voltage-triggered bidirectional crowbar device: it remains high-impedance below V_DRM (58 V), switches to low-impedance conduction above V_BO (77 V), and latches until current falls below IH (150 mA). Its 4.0 V on-state voltage ensures minimal power dissipation during clamping.

It delivers 150 A peak surge current under 2×10 µs waveform per GR-1089-CORE, with thermal resistance of 90 °C/W (Junction-to-Ambient, FR4 PCB). Capacitance is 84 pF at 1 MHz, supporting low signal distortion in voice-grade analog lines.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DRM	58 V - Maximum continuous off-state voltage before triggering in either polarity
V_BO	77 V - Voltage threshold at which device switches to low-impedance conduction
I_H	150 mA - Minimum current required to maintain conduction after triggering
V_T	4.0 V - On-state voltage drop at 1.0 A, defining clamping loss and heat generation
C_O	84 pF - Junction capacitance at 1 MHz/2 Vdc, critical for signal integrity in DSL/VoIP lines
dv/dt	5.0 kV/µs - Minimum rate of voltage rise that avoids false triggering during fast transients
IPPS1	150 A - Peak non-repetitive surge current capability under 2×10 µs waveform

Pinout & Package

SMB package (JEDEC DO-214AA, Case 403C), surface-mount, bidirectional two-terminal device with MT1 and MT2 terminals. No gate control; symmetric operation.

Pin/Terminal	Circuit Role	Design Meaning
MT1	Anode/Cathode (bidirectional)	One main terminal; interchangeable with MT2; defines conduction path during positive or negative overvoltage
MT2	Anode/Cathode (bidirectional)	Second main terminal; symmetric to MT1; completes crowbar path across protected line pair

Key Features

Feature	Design Value
Bidirectional crowbar protection	Eliminates need for back-to-back diac or dual-device solutions in AC-coupled telecom lines
Low 84 pF junction capacitance	Preserves high-frequency signal integrity in xDSL, ISDN, and VoIP interface circuits
150 mA holding current	Ensures reliable latch-off after surge decay without requiring external current limiting
5.0 kV/µs dv/dt immunity	Prevents spurious triggering from EFT/burst noise or ringing on long telephone lines
Pb-free SMB package	Enables RoHS-compliant reflow assembly with standard JEDEC DO-214AA footprint

Applications

DSL Line Interface Protection	VoIP Phone Port Protection
Use Scenario: Protecting ADSL/VDSL line drivers and receivers from lightning-induced surges on twisted-pair copper loops. IC Role / Device Role / Timing Role: Bidirectional crowbar clamping device placed across line pair (tip/ring) upstream of line transformer. Use Value: Limits transient voltage to <77 V while diverting >150 A surge energy, preserving downstream PHY ICs rated for ≤100 V absolute maximum.	Use Scenario: Safeguarding analog front-end (AFE) and codec inputs in IP desk phones against accidental AC power cross-connects and induced surges. IC Role / Device Role / Timing Role: Primary overvoltage shunt located between line interface and isolation transformer secondary. Use Value: 4.0 V on-state voltage minimizes power dissipation during clamping, avoiding thermal runaway during sustained 48 V DC fault conditions.
Central Office SLIC Protection	ISDN BRI U-interface Protection
Use Scenario: Shielding subscriber line interface circuitry (SLIC) from GR-1089-CORE Level 3 surges in telco central office equipment. IC Role / Device Role / Timing Role: High-energy crowbar connected directly across SLIC output pins before hybrid circuit. Use Value: 150 A peak surge rating meets GR-1089-CORE Category A requirement, enabling single-device compliance without parallel stacking.	Use Scenario: Securing ISDN basic rate interface (BRI) U-interface transceivers against longitudinal surges per ITU-T K.20/K.21. IC Role / Device Role / Timing Role: Bidirectional TSPD bridging tip/ring conductors ahead of line receiver input stage. Use Value: 84 pF capacitance maintains signal fidelity up to 200 kHz, satisfying ISDN spectral mask requirements without added filtering.

DSL Line Interface Protection

VoIP Phone Port Protection

Use Scenario: Protecting ADSL/VDSL line drivers and receivers from lightning-induced surges on twisted-pair copper loops.

IC Role / Device Role / Timing Role: Bidirectional crowbar clamping device placed across line pair (tip/ring) upstream of line transformer.

Use Value: Limits transient voltage to <77 V while diverting >150 A surge energy, preserving downstream PHY ICs rated for ≤100 V absolute maximum.

Use Scenario: Safeguarding analog front-end (AFE) and codec inputs in IP desk phones against accidental AC power cross-connects and induced surges.

IC Role / Device Role / Timing Role: Primary overvoltage shunt located between line interface and isolation transformer secondary.

Use Value: 4.0 V on-state voltage minimizes power dissipation during clamping, avoiding thermal runaway during sustained 48 V DC fault conditions.

Central Office SLIC Protection

ISDN BRI U-interface Protection

Use Scenario: Shielding subscriber line interface circuitry (SLIC) from GR-1089-CORE Level 3 surges in telco central office equipment.

IC Role / Device Role / Timing Role: High-energy crowbar connected directly across SLIC output pins before hybrid circuit.

Use Value: 150 A peak surge rating meets GR-1089-CORE Category A requirement, enabling single-device compliance without parallel stacking.

Use Scenario: Securing ISDN basic rate interface (BRI) U-interface transceivers against longitudinal surges per ITU-T K.20/K.21.

IC Role / Device Role / Timing Role: Bidirectional TSPD bridging tip/ring conductors ahead of line receiver input stage.

Use Value: 84 pF capacitance maintains signal fidelity up to 200 kHz, satisfying ISDN spectral mask requirements without added filtering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar thyristor surge protector applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NP0640SAT3G	Same electrical specs; marking code '064A' instead of '064B'; identical SMB package and surge ratings	No functional difference; used interchangeably in same designs; differs only in internal lot traceability	Select when sourcing requires 'A' suffix marking for legacy BOM alignment
SM15T33AY	Unidirectional TVS (33 V V_BR); 1500 W peak power; no latching behavior; higher capacitance (200 pF)	Requires external series impedance for crowbar-like hold-on; unsuitable for sustained AC faults due to lack of holding current	Use only for lower-voltage, non-latching transient suppression where crowbar action is not required

Compared with NP0640SAT3G, the NP0640SBT3G offers identical protection performance with alternate marking; compared with SM15T33AY, it provides true bidirectional latching clamping essential for telecom line survivability under prolonged overvoltage, not just momentary spike suppression.

Availability

NP0640SBT3G is available at Aetrix Electronics and suitable for DSL line interface protection, VoIP phone port hardening, and central office SLIC safeguarding requiring stable component supply and full GR-1089-CORE compliance.

Supply support for NP0640SBT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and communications markets.

The NP Series Thyristor Surge Protectors were engineered specifically for telecom infrastructure applications-delivering robust, bidirectional, self-latching overvoltage protection compliant with GR-1089-CORE, ITU-T K.20/K.21, and IEC 61000-4-5 standards.

FAQ

What is the primary function of the NP0640SBT3G in a telecom circuit?

The NP0640SBT3G functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device: it remains non-conductive below 58 V (V_DRM), triggers into low-impedance conduction above 77 V (V_BO), and latches until current drops below 150 mA (I_H). This protects line interface ICs from lightning surges and power cross-connects in DSL, VoIP, and ISDN systems. The NP0640SBT3G is designed for direct placement across tip/ring pairs in telecom hardware.

Does the NP0640SBT3G require a gate drive or external bias circuit?

No, the NP0640SBT3G is a two-terminal, gateless thyristor device. It operates purely on voltage threshold detection and does not require any gate control, bias resistor, or auxiliary circuitry. Its bidirectional symmetry allows direct connection across AC-coupled telecom lines without polarity consideration. The NP0640SBT3G relies solely on intrinsic semiconductor physics to trigger and latch during overvoltage events.

How does the NP0640SBT3G differ from a standard unidirectional TVS diode?

Unlike unidirectional TVS diodes-which clamp only one polarity and reset immediately after transient decay-the NP0640SBT3G provides bidirectional crowbar action with latching behavior. Once triggered, it stays conducting until load current falls below 150 mA, ensuring sustained fault clearance. Its 4.0 V on-state voltage and 150 A surge rating make it suitable for high-energy telecom surges where TVS devices would fail or overheat. The NP0640SBT3G is purpose-built for GR-1089-CORE compliance, not general-purpose ESD suppression.

What is the maximum operating temperature range for the NP0640SBT3G?

The NP0640SBT3G has a specified operating junction temperature range of −40 °C to +150 °C, validated per its thermal characterization data. Its 90 °C/W junction-to-ambient thermal resistance (measured on FR4 PCB with 2 oz copper) enables reliable operation in enclosed telecom cabinets and outdoor DSLAM enclosures. Derating is not required within this range, and the NP0640SBT3G maintains full surge capability across the entire span.

Is the NP0640SBT3G compatible with lead-free reflow soldering processes?

Yes, the NP0640SBT3G is Pb-free and RoHS-compliant (denoted by the 'G' suffix), qualified for standard lead-free reflow profiles including JEDEC J-STD-020. Its SMB package (Case 403C) withstands peak temperatures up to 260 °C for 30 seconds. The device's thermal design accommodates typical reflow thermal mass, and no special preheat or cooling ramp rates are required. The NP0640SBT3G is fully compatible with automated SMT assembly lines using lead-free solder paste.

NP0640SBT3G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Package/Case:: DO-214AA, SMB

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Voltage - Breakover:: 77V

Voltage - Off State:: 58V

Voltage - On State:: 4 V

Current - Peak Pulse (8/20µs):: -

Current - Peak Pulse (10/1000µs):: 80 A

Current - Hold (Ih):: 150 mA

Number of Elements:: 1

Capacitance:: 129pF

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SMB

NP0640SBT3G FAQ

1.How can I place an order for NP0640SBT3G through Aetrix?

Please submit a Request for Quotation (RFQ) for NP0640SBT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NP0640SBT3G reliable?

The price and inventory of NP0640SBT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0640SBT3G is usually 5 days.

3.What payment methods are accepted for NP0640SBT3G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0640SBT3G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NP0640SBT3G?

NP0640SBT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NP0640SBT3G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NP0640SBT3G?

For technical support, including NP0640SBT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0640SBT3G requirements.

6.How does Aetrix verify that NP0640SBT3G is sourced from the original manufacturer or authorized distributors?

All NP0640SBT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0640SBT3G meets industry standards.

7.What is the process for return or replacement of NP0640SBT3G?

All NP0640SBT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0640SBT3G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NP0640SBT3G part is unused and in its original packaging.

Return procedure for NP0640SBT3G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…