Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Circuit Protection > Transient Voltage Suppressors (TVS) > Thyristors

onsemi NP0720SBT3G

Name: NP0720SBT3G
Brand: onsemi
SKU: NP0720SBT3G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NP0720SBT3G

Manufacturer:: onsemi

Category:: Thyristors

Package:: DO-214AA, SMB

Datasheet:: NP0720SBT3G.pdf

Description:: THYRISTOR 65V 80A DO-214AA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,817

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NP0720SBT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage protection in telecom line interfaces. It features 65 V peak off-state voltage (V_DRM), 88 V breakover voltage (V_BO), 4.0 V on-state voltage (V_T), 150 mA holding current (I_H), and 2.2 A on-state current (I_T), enabling robust crowbar action in central office and customer premises equipment.

For engineers reviewing the NP0720SBT3G datasheet, pinout, applications, or equivalent options, this device supports GR-1089-CORE, IEC 61000-4-5, and ITU-T K.20/21/45 compliance in telecom surge protection circuits requiring high-voltage bidirectional clamping with low capacitance (79 pF).

Technical Context

The NP0720SBT3G operates as a voltage-triggered bidirectional thyristor that latches into low-impedance conduction upon exceeding V_BO in either polarity, sustaining conduction until current falls below I_H. Its 5.0 kV/μs critical dv/dt rating ensures reliable triggering without false turn-on under fast transients.

It delivers non-repetitive surge current handling up to 150 A (2×10 μs), 90 A (10×160 μs), and 75 A (10×360 μs) per GR-1089-CORE and TIA-968-A standards, with thermal resistance of 90 °C/W (Junction-to-Ambient) on FR4 PCB per JESD51-3.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DRM	65 V - Maximum repetitive off-state voltage both polarities; defines maximum continuous line voltage it can block.
V_BO	88 V - Breakover voltage threshold at which device triggers into crowbar mode; determines surge initiation level.
I_H	150 mA - Minimum current required to maintain conduction after triggering; ensures stable latch during surge discharge.
V_T	4.0 V - On-state voltage at 1.0 A peak; sets power dissipation (4 W) and clamping level during conduction.
C_O	79 pF - Typical capacitance at 1 MHz / 2 Vdc bias; enables minimal signal distortion in high-speed telecom lines.
dv/dt	5.0 kV/μs - Minimum rate of voltage rise before unintended turn-on; ensures immunity to fast EFT transients.
T_J Range	−40 °C to +150 °C - Operating junction temperature range; supports deployment in uncontrolled telecom environments.

Pinout & Package

NP0720SBT3G is housed in an SMB (DO-214AA) surface-mount package (Case 403C), with two terminals: MT1 and MT2. This symmetrical bidirectional configuration eliminates polarity dependence and simplifies PCB layout in AC-coupled telecom interfaces.

Pin/Terminal	Circuit Role	Design Meaning
MT1	Main Terminal 1	One of two identical, interchangeable main terminals; connects to protected line or ground reference point.
MT2	Main Terminal 2	Second identical main terminal; forms bidirectional conduction path between MT1 and MT2 when triggered.

Key Features

Feature	Design Value
Bidirectional crowbar protection	Triggers symmetrically in both polarities above V_BO, eliminating need for back-to-back diodes or dual devices.
Pb-free, RoHS-compliant SMB package	DO-214AA outline with 4.06–4.57 mm body length; compatible with standard SMT reflow profiles and automated assembly.
Low clamping voltage	V_T = 4.0 V at 1.0 A ensures minimal voltage overshoot across protected ICs during surge events.
High surge current capability	Rated for 150 A (2×10 μs) per GR-1089-CORE, providing margin against lightning-induced surges in outside plant equipment.
Controlled dv/dt immunity	5.0 kV/μs minimum critical dv/dt prevents spurious triggering from fast-rising noise or ringing on telecom lines.

Applications

DSL Line Interface Protection	VoIP Gateway Surge Suppression
Use Scenario: Protects ADSL/VDSL line drivers and receivers from induced surges on twisted-pair copper loops in residential and business installations. IC Role / Device Role / Timing Role: Bidirectional crowbar device placed between line transformer secondary and PHY IC, clamping transients before they reach sensitive analog front-end circuitry. Use Value: With 65 V V_DRM and 79 pF capacitance, it blocks normal line voltages while preserving signal integrity up to 30 MHz and meeting ITU-T K.21 requirements.	Use Scenario: Shields Ethernet- and PSTN-connected VoIP gateways from longitudinal surges entering via telephone line ports in multi-dwelling units. IC Role / Device Role / Timing Role: Primary overvoltage protector in series with tip/ring lines, operating as a self-latching switch that diverts >100 A surges to ground. Use Value: 150 A (2×10 μs) surge rating and −40 °C to +150 °C operation ensure reliability in unventilated enclosures exposed to outdoor temperature extremes.
Central Office Line Card Protection	ISDN BRI Interface Clamping
Use Scenario: Integrated into carrier-grade line cards to protect SLICs and codec interfaces from lightning-induced surges on feeder cables entering CO buildings. IC Role / Device Role / Timing Role: First-stage protector upstream of gas discharge tubes (GDTs), providing fast response (<100 ns) to limit let-through voltage before GDT fires. Use Value: 88 V V_BO and 4.0 V V_T enable precise coordination with downstream TVS/GDT stages per GR-1089-CORE Level 3 requirements.	Use Scenario: Safeguards ISDN Basic Rate Interface (BRI) S/T interface transceivers in PBX and terminal adapters against induced surges on 2B+D lines. IC Role / Device Role / Timing Role: Bidirectional voltage clamp connected across differential pair, conducting only during overvoltage events to prevent damage to line driver ICs. Use Value: Symmetrical 65 V blocking and 150 mA I_H ensure stable hold-on during 10×160 μs surges per ITU-T K.20, minimizing risk of latch-up failure.

DSL Line Interface Protection

VoIP Gateway Surge Suppression

Use Scenario: Protects ADSL/VDSL line drivers and receivers from induced surges on twisted-pair copper loops in residential and business installations.

IC Role / Device Role / Timing Role: Bidirectional crowbar device placed between line transformer secondary and PHY IC, clamping transients before they reach sensitive analog front-end circuitry.

Use Value: With 65 V V_DRM and 79 pF capacitance, it blocks normal line voltages while preserving signal integrity up to 30 MHz and meeting ITU-T K.21 requirements.

Use Scenario: Shields Ethernet- and PSTN-connected VoIP gateways from longitudinal surges entering via telephone line ports in multi-dwelling units.

IC Role / Device Role / Timing Role: Primary overvoltage protector in series with tip/ring lines, operating as a self-latching switch that diverts >100 A surges to ground.

Use Value: 150 A (2×10 μs) surge rating and −40 °C to +150 °C operation ensure reliability in unventilated enclosures exposed to outdoor temperature extremes.

Central Office Line Card Protection

ISDN BRI Interface Clamping

Use Scenario: Integrated into carrier-grade line cards to protect SLICs and codec interfaces from lightning-induced surges on feeder cables entering CO buildings.

IC Role / Device Role / Timing Role: First-stage protector upstream of gas discharge tubes (GDTs), providing fast response (<100 ns) to limit let-through voltage before GDT fires.

Use Value: 88 V V_BO and 4.0 V V_T enable precise coordination with downstream TVS/GDT stages per GR-1089-CORE Level 3 requirements.

Use Scenario: Safeguards ISDN Basic Rate Interface (BRI) S/T interface transceivers in PBX and terminal adapters against induced surges on 2B+D lines.

IC Role / Device Role / Timing Role: Bidirectional voltage clamp connected across differential pair, conducting only during overvoltage events to prevent damage to line driver ICs.

Use Value: Symmetrical 65 V blocking and 150 mA I_H ensure stable hold-on during 10×160 μs surges per ITU-T K.20, minimizing risk of latch-up failure.

Equivalent & Alternatives

The following parts are listed as comparable options for similar thyristor surge protector applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NP0720SAT3G	Same electrical specs (V_DRM, V_BO, I_H, etc.), identical SMB package, but marked "072A" instead of "072B" - reflects same die in alternate marking variant.	No functional difference; used interchangeably in same designs where marking code is not traceability-critical.	Select NP0720SAT3G if legacy BOM specifies "A" suffix or if marking consistency with older production lots is required.
NP0720SCT3G	Identical parametric performance and package; differs only in date-code marking ("072C") - no electrical or thermal variation from NP0720SBT3G.	Same application scope; deployed in systems where C-suffix marking aligns with internal lot-control or ERP system rules.	Choose NP0720SCT3G when procurement policy mandates C-coded lots or when consolidating inventory across multiple suffix variants.

Compared with NP0720SAT3G and NP0720SCT3G, the NP0720SBT3G offers identical surge protection performance, thermal behavior, and PCB footprint - the sole distinction lies in manufacturer-marking code ("072B"), with no impact on electrical design, layout, or reliability.

Availability

NP0720SBT3G is available at Aetrix Electronics and suitable for DSL line interface protection, VoIP gateway surge suppression, and central office line card protection requiring stable component supply, RoHS compliance, and long-term industrial availability.

Supply support for NP0720SBT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.

The NP Series TSPDs were developed specifically for telecom infrastructure protection, delivering high-voltage bidirectional surge clamping with controlled triggering and low capacitance to meet stringent GR-1089-CORE and ITU-T K-series standards.

FAQ

What is the primary function of the NP0720SBT3G in a telecom circuit?

The NP0720SBT3G functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device-triggering into low-impedance conduction when line voltage exceeds 88 V in either polarity, thereby diverting surge current away from sensitive downstream components like SLICs or PHY ICs. Its 65 V V_DRM ensures reliable blocking of normal operating voltages while maintaining fast response to transient overvoltages.

Does the NP0720SBT3G require external gate control or biasing?

No, the NP0720SBT3G is a gateless, voltage-triggered device with no control pins or bias requirements. It relies solely on intrinsic thyristor characteristics-triggering automatically when voltage across MT1–MT2 exceeds V_BO (88 V) and latching until current drops below I_H (150 mA). This simplifies circuit design by eliminating gate drive circuitry, timing constraints, or auxiliary power supplies needed for active protection ICs.

How does the NP0720SBT3G compare to TVS diodes for telecom surge protection?

Unlike unidirectional or bidirectional TVS diodes, the NP0720SBT3G provides lower clamping voltage (4.0 V vs. typical 10–20 V for TVS) at high surge currents due to its thyristor-based crowbar action. It also offers superior surge current handling (150 A vs. typically <100 A for similarly sized TVS) and inherent self-latching behavior, making it better suited for sustained surge events in telecom line interfaces where coordinated protection staging is required.

Is the NP0720SBT3G compliant with RoHS and lead-free soldering standards?

Yes, the NP0720SBT3G is explicitly marked with "G" in its part number, indicating full compliance with RoHS Directive 2011/65/EU and lead-free packaging. Its SMB (DO-214AA) package is qualified for standard Pb-free reflow profiles per J-STD-020, with maximum peak temperature of 260 °C and compatibility with SAC305 solder alloys.

What is the significance of the "B" in the NP0720SBT3G part number?

The "B" in NP0720SBT3G denotes the specific marking variant assigned by onsemi-corresponding to "072B" laser marking on the device body. It identifies a particular production batch or traceability group within the NP0720S family but carries no electrical, thermal, or reliability differences versus NP0720SAT3G ("A") or NP0720SCT3G ("C"). All three share identical specifications, package, and performance.

NP0720SBT3G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Package/Case:: DO-214AA, SMB

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Voltage - Breakover:: 88V

Voltage - Off State:: 65V

Voltage - On State:: 4 V

Current - Peak Pulse (8/20µs):: -

Current - Peak Pulse (10/1000µs):: 80 A

Current - Hold (Ih):: 150 mA

Number of Elements:: 1

Capacitance:: 123pF

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SMB

NP0720SBT3G FAQ

1.How can I place an order for NP0720SBT3G through Aetrix?

Please submit a Request for Quotation (RFQ) for NP0720SBT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NP0720SBT3G reliable?

The price and inventory of NP0720SBT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0720SBT3G is usually 5 days.

3.What payment methods are accepted for NP0720SBT3G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0720SBT3G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NP0720SBT3G?

NP0720SBT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NP0720SBT3G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NP0720SBT3G?

For technical support, including NP0720SBT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0720SBT3G requirements.

6.How does Aetrix verify that NP0720SBT3G is sourced from the original manufacturer or authorized distributors?

All NP0720SBT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0720SBT3G meets industry standards.

7.What is the process for return or replacement of NP0720SBT3G?

All NP0720SBT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0720SBT3G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NP0720SBT3G part is unused and in its original packaging.

Return procedure for NP0720SBT3G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…