My Inquiry
My Account
onsemi NP0720SCMCT3G
- Part No.:
- NP0720SCMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP0720SCMCT3G.pdf
- Description:
- THYRISTOR 65V 400A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:3,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP0720SCMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±65 V repetitive peak off-state voltage (VDRM), ±88 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP0720SCMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling in SMB package.
Technical Context
The NP0720SCMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) during normal operation (IDRM ≤ 5 µA at VDRM), then switches to low-impedance (short-circuit) when transient voltage exceeds ±88 V (V(BO)), shunting surge energy to ground. Its ultra-low 23 pF off-state capacitance ensures linearity up to 100 MHz and preserves signal integrity in DSL/T1/E1 differential pairs.
This TSPD is rated for junction temperatures from −40°C to +150°C, with thermal resistance RθJA = 90°C/W on FR4 PCB per JESD51-3, and supports double-exponential surge waveforms including 10×160 µs (90 A), 10×360 µs (75 A), and 10×1000 µs (50 A) per GR-1089-CORE and TIA-968-A standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±65 V - maximum continuous peak line voltage the device withstands without triggering; sets minimum system operating margin for telecom circuits. |
| V(BO) | ±88 V - guaranteed maximum clamping voltage during surge; defines worst-case overvoltage seen by protected ICs like SLICs or transceivers. |
| Co (at 1 MHz) | 23 pF - ultra-low off-state capacitance minimizes insertion loss and phase distortion in >10 Mbps xDSL/T1 links. |
| VT (at 2.2 A) | 4 V - low on-state voltage enables efficient surge conduction without excessive power dissipation in SMB package. |
| IH | 150 mA - minimum current required to sustain conduction; ensures automatic recovery after surge if line current drops below this threshold. |
| IPPS (10×160 µs) | 90 A - non-repetitive peak impulse current rating; validates protection against common telecom lightning-induced surges. |
| TJ Range | −40°C to +150°C - extended junction temperature range supports deployment in uncontrolled central office or outdoor cabinet environments. |
Pinout & Package
SMB (DO-214AA, Case 403C) surface-mount package: compact 4.06 mm × 3.30 mm footprint with gull-wing leads, RoHS-compliant Pb-free finish, and JEDEC-standard thermal pad layout for reliable reflow soldering and 90°C/W junction-to-ambient dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode 1 (A1) | Line-side terminal (bidirectional) | Connects to one conductor of protected differential pair (e.g., Tip or Ring); symmetric with Anode 2 for bidirectional surge handling. |
| Cathode (K) | Common reference / ground path | Provides low-inductance return path to earth/chassis ground during crowbar event; must be routed with minimal loop area. |
| Anode 2 (A2) | Line-side terminal (bidirectional) | Connects to second conductor of differential pair; identical electrical behavior to A1 - no polarity sensitivity. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF at 1 MHz - preserves signal fidelity in broadband DSL/T1/E1 systems up to 2.048 Mbps without equalization penalty. |
| Precise bidirectional breakover | ±88 V V(BO) with tight tolerance - ensures consistent clamping across both polarities and eliminates need for back-to-back diodes. |
| Low leakage transparency | IDRM ≤ 5 µA at ±65 V - prevents DC loading or bias shift in voice/data hybrid circuits during normal operation. |
| High surge current capability | 90 A (10×160 µs) per GR-1089-CORE - meets Telcordia requirements for central office equipment without external current limiting. |
| Pb-free, RoHS-compliant packaging | SMB (DO-214AA) with matte tin lead finish - compatible with lead-free reflow profiles and industrial environmental compliance mandates. |
Applications
| xDSL Central Office Line Card | T1/E1 Data Interface Protection |
|---|---|
Use Scenario: Protecting ADSL/VDSL line drivers and receivers on carrier-grade DSLAM line cards exposed to induced lightning surges. IC Role / Device Role / Timing Role: Crowbar-type transient suppressor placed across Tip/Ring pair upstream of SLIC and line transformer. Use Value: 23 pF capacitance avoids degrading 17 MHz upstream bandwidth; ±88 V V(BO) clamps surges before SLIC's 100 V absolute max rating is exceeded. |
Use Scenario: Safeguarding T1/E1 framer and transceiver ICs in enterprise PBX or channel bank equipment connected to outside plant wiring. IC Role / Device Role / Timing Role: Bidirectional overvoltage protector on balanced 100 Ω differential transmit/receive pairs. Use Value: Symmetric ±65 V VDRM and ±88 V V(BO) ensure fail-safe protection regardless of surge polarity; 90 A IPPS handles 10×160 µs telecom surges per TIA-968-A. |
| Broadband Access Network Terminal | VoIP Gateway Analog Line Interface |
Use Scenario: Securing customer-premises xDSL modems and gateways connected to unprotected copper loops in residential deployments. IC Role / Device Role / Timing Role: Primary surge arrestor on line side of isolation transformer, before hybrid circuit and codec. Use Value: Low 4 V VT limits power dissipation during multi-millisecond surges; 150 mA IH guarantees automatic reset after transient clears, avoiding latch-up. |
Use Scenario: Protecting FXS/FXO ports in VoIP gateways and IP-PBX systems interfacing with PSTN lines carrying ring voltage and lightning transients. IC Role / Device Role / Timing Role: Bidirectional TSPD bridging tip/ring terminals to chassis ground, coordinated with gas discharge tube (GDT) primary protection. Use Value: 23 pF Co prevents attenuation of 20 Hz–3.4 kHz voice band; ±65 V VDRM accommodates 90 Vrms ring signal (127 Vpk) while staying below relay breakdown thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP0640SCMCT3G | Lower VDRM (±58 V) and V(BO) (±77 V); identical 23 pF Co, 4 V VT, 150 mA IH. | Better suited for lower-voltage systems (e.g., 48 Vdc-powered CPE) where ±58 V VDRM provides sufficient margin over 30 Vrms ring signals. | Select NP0640SCMCT3G when system operating voltage is ≤ 50 Vpk and tighter clamping at ±77 V is preferred over higher standoff. |
| NP0900SCMCT3G | Higher VDRM (±75 V) and V(BO) (±98 V); same 23 pF Co, 4 V VT, 150 mA IH. | Required for systems with higher peak operating voltages (e.g., 60 Vrms ring = 85 Vpk) where ±65 V VDRM of NP0720SCMCT3G may risk false triggering. | Choose NP0900SCMCT3G when protecting circuits with >60 Vpk normal operating voltage or where margin to equipment failure threshold exceeds ±88 V. |
Compared with NP0640SCMCT3G and NP0900SCMCT3G, the NP0720SCMCT3G offers optimal balance between surge margin and clamping precision for standard 48–60 V telecom line interfaces, delivering ±65 V standoff and ±88 V protection without compromising signal integrity or thermal performance in SMB package.
Availability
NP0720SCMCT3G is available at Aetrix Electronics and suitable for xDSL line card design, T1/E1 interface protection, and VoIP gateway analog port hardening requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for NP0720SCMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and logic solutions for automotive, industrial, and communications markets.
The NPMC Series - including NP0720SCMCT3G - was engineered specifically for telecom infrastructure protection, delivering ultra-low-capacitance crowbar action to meet GR-1089-CORE, ITU-T K.20/K.21, and FCC Part 68 requirements in space-constrained SMB packages.
FAQ
What is the maximum continuous operating voltage for NP0720SCMCT3G?
The NP0720SCMCT3G has a repetitive peak off-state voltage (VDRM) of ±65 V, meaning it can continuously withstand up to 65 V peak AC or DC voltage in either polarity without triggering. This rating ensures reliable transparency during normal operation of telecom circuits such as 48 Vdc-powered DSL line cards or 60 Vrms ring signal paths, provided the peak system voltage remains below ±65 V.
How does NP0720SCMCT3G achieve ultra-low signal distortion in high-speed data lines?
The NP0720SCMCT3G achieves ultra-low signal distortion through its specified 23 pF nominal off-state capacitance (Co) at 1 MHz and 2 Vdc bias - measured across the anode terminals with cathode grounded. This value remains stable across frequency and applied voltage, ensuring minimal insertion loss and phase shift in xDSL and T1/E1 differential pairs operating up to 2.048 Mbps, unlike higher-capacitance MOVs or GDTs.
What surge current waveforms is NP0720SCMCT3G rated for?
The NP0720SCMCT3G is rated for multiple non-repetitive surge waveforms per GR-1089-CORE and TIA-968-A: 90 A (10×160 µs), 75 A (10×360 µs), and 50 A (10×1000 µs). These ratings validate its ability to safely clamp induced lightning surges and power-cross transients in telecom central office and customer premise equipment without degradation under standardized test conditions.
Does NP0720SCMCT3G require external current limiting in series with the line?
No, the NP0720SCMCT3G does not require external series current limiting for standard telecom surge events due to its 90 A (10×160 µs) peak pulse current rating and 150 mA holding current (IH). However, in systems with sustained fault currents exceeding 150 mA, a series PTC or fuse is recommended to ensure automatic recovery after surge clearance and prevent latch-up.
Is NP0720SCMCT3G compatible with lead-free reflow soldering processes?
Yes, NP0720SCMCT3G is supplied in Pb-free SMB (DO-214AA) packaging with matte tin-plated leads, fully compliant with RoHS Directive 2011/65/EU. It supports standard lead-free reflow profiles (peak temperature up to 260°C) per J-STD-020, with thermal resistance RθJA = 90°C/W on FR4 PCB per JEDEC JESD51-3 guidelines.
NP0720SCMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 88V
- Voltage - Off State:
- 65V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 33pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP0720SCMCT3G FAQ
1.How can I place an order for NP0720SCMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP0720SCMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP0720SCMCT3G reliable?
The price and inventory of NP0720SCMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0720SCMCT3G is usually 5 days.
3.What payment methods are accepted for NP0720SCMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0720SCMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP0720SCMCT3G?
NP0720SCMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP0720SCMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP0720SCMCT3G?
For technical support, including NP0720SCMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0720SCMCT3G requirements.
6.How does Aetrix verify that NP0720SCMCT3G is sourced from the original manufacturer or authorized distributors?
All NP0720SCMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0720SCMCT3G meets industry standards.
7.What is the process for return or replacement of NP0720SCMCT3G?
All NP0720SCMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0720SCMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP0720SCMCT3G part is unused and in its original packaging.
Return procedure for NP0720SCMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP0720SCMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
