My Inquiry
My Account
onsemi NP0900SBMCT3G
- Part No.:
- NP0900SBMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP0900SBMCT3G.pdf
- Description:
- THYRISTOR 75V 250A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:5,423
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP0900SBMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±75 V repetitive peak off-state voltage (VDRM), ±98 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1.0 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP0900SBMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling per 10×160 µs waveform.
Technical Context
The NP0900SBMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) during normal operation (IDRM ≤ 5 µA at VDRM), then switches to low-impedance (short-circuit) when transient voltage exceeds ±98 V (V(BO)), shunting surge energy to ground. Its ultra-low 23 pF off-state capacitance ensures linearity up to 100 MHz and preserves signal integrity in DSL/T1 physical layers.
It is rated for junction temperatures from −40 °C to +150 °C, has a thermal resistance of 90 °C/W (Junction-to-Ambient), and supports fail-safe short-circuit behavior under worst-case overvoltage events - critical for telecom central office and customer premise equipment requiring UL 1950 and EN 60950 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±75 V - maximum continuous peak line voltage the device blocks without triggering, ensuring transparency across 48–60 V DC bias + AC ringing in telecom circuits |
| V(BO) | ±98 V - guaranteed maximum clamping voltage during surge, set below protected circuit failure thresholds (e.g., SLIC or coupling capacitor ratings) |
| Co | 23 pF - ultra-low off-state capacitance at 1.0 MHz/2 Vdc, minimizing insertion loss and phase distortion in >10 Mbps DSL signals |
| VT | 4 V - low on-state voltage at 2.2 A peak, enabling efficient surge conduction with minimal power dissipation in SMB package |
| IH | 150 mA - minimum current required to sustain conduction; must exceed system fault-hold current to avoid latch-up after surge clearance |
| IPPS3 | 90 A - non-repetitive peak impulse current for 10×160 µs waveform, defining surge immunity level for GR-1089-CORE Category B testing |
| TJ Range | −40 °C to +150 °C - extended operating junction temperature range supporting deployment in uncontrolled environmental enclosures |
Pinout & Package
NP0900SBMCT3G is housed in an SMB (DO-214AA, Case 403C) surface-mount package with two terminals: Anode (A) and Cathode (K). The device is bidirectional; both terminals are functionally symmetric under reverse polarity surge conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge input terminal (bidirectional) | Accepts transient overvoltage from either polarity; forms symmetrical crowbar path with Cathode during clamp event |
| Cathode (K) | Surge return terminal (bidirectional) | Completes low-impedance shunt path to ground or reference plane; identical electrical role to Anode under reverse surge |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF enables <0.5 dB insertion loss at 2 MHz and preserves eye diagram integrity in ADSL2+ and E1 baseband channels |
| Precise bidirectional breakover voltage | ±98 V tolerance ensures consistent clamping across both polarities without external biasing or diode strings |
| Low leakage current | ≤5 µA at ±50 V supports "transparent" operation in always-on telecom line interfaces with no standby power penalty |
| High surge current capability | 90 A (10×160 µs) meets GR-1089-CORE Category B requirements for central office line cards and DSLAM ports |
| Pb-free RoHS-compliant packaging | SMB package with matte tin lead finish supports lead-free reflow assembly and long-term reliability in humid environments |
Applications
| xDSL Central Office Line Cards | T1/E1 Data Transmission Lines |
|---|---|
Use Scenario: Protecting DSLAM line drivers and receivers from lightning-induced surges on twisted-pair copper loops in central office cabinets. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed across tip/ring pair, clamping transients before they reach SLIC or codec ICs. Use Value: 23 pF capacitance prevents high-frequency signal attenuation; ±98 V V(BO) aligns with GR-1089-CORE Level 3 surge test limits while avoiding false triggering during ring voltage peaks. | Use Scenario: Safeguarding T1/E1 framer and line interface units (LIUs) against induced surges in enterprise PBX and carrier-grade multiplexers. IC Role / Device Role / Timing Role: Primary overvoltage clamp on balanced differential transmit/receive pairs, operating transparently during 2.048 Mbps E1 signaling. Use Value: 4 V VT and 150 mA IH ensure rapid recovery post-surge without latching, maintaining link uptime; SMB footprint allows dense placement near RJ-48 connectors. |
| Broadband Access Gateways | VoIP Terminal Adapters |
Use Scenario: Integrated surge protection in residential gateways combining ADSL2+, POTS, and Ethernet interfaces. IC Role / Device Role / Timing Role: Secondary-level protector downstream of gas tubes or GDTs, providing fine-clamp response for fast-rising transients. Use Value: ±75 V VDRM exceeds 48 V DC feed + 150 Vrms ring voltage (212 V peak), preventing nuisance tripping during normal operation. | Use Scenario: Overvoltage hardening of analog telephone adapters (ATAs) connecting VoIP networks to legacy PSTN wiring. IC Role / Device Role / Timing Role: Fail-safe crowbar element across FXS port tip/ring, compliant with FCC Part 68 and UL 1950 secondary circuit requirements. Use Value: Pb-free SMB package supports automated SMT assembly; 90 A IPPS3 rating covers multiple surge events per ANSI/IEEE C62.41 testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP0900SCMC | Same electrical specs (VDRM, V(BO), Co, VT), but in DO-214AB (SMC) package - 5.3 mm × 4.6 mm vs. SMB's 4.6 mm × 3.9 mm | Requires PCB layout change due to larger footprint and higher thermal mass; better for higher-power derating scenarios | Select NP0900SCMC only if board space allows larger package and higher IPPS margin (125 A for 10×160 µs) is needed |
| SLVU2.8-4 | Unidirectional TVS diode array (2.8 V working voltage); 12 pF typical capacitance but lower surge rating (30 A, 8×20 µs) | Lacks crowbar action and holding current behavior; cannot sustain clamping during prolonged overvoltage | Use SLVU2.8-4 only for low-voltage DC bias applications where fast response (<1 ns) outweighs sustained surge handling |
Compared with NP0900SCMC and SLVU2.8-4, the NP0900SBMCT3G delivers optimal balance of ultra-low capacitance, bidirectional crowbar clamping, and telecom-grade surge robustness in the smallest standard footprint - making it the preferred choice for space-constrained DSL/T1 line card designs requiring GR-1089-CORE compliance.
Availability
NP0900SBMCT3G is available at Aetrix Electronics and suitable for xDSL central office equipment, T1/E1 line interface units, and broadband access gateways requiring stable component supply, RoHS-compliant sourcing, and full traceability for telecom infrastructure programs.
Supply support for NP0900SBMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series, including NP0900SBMCT3G, was developed specifically for telecom line protection - delivering ultra-low capacitance, precise bidirectional clamping, and regulatory compliance for DSL, T1/E1, and VoIP infrastructure.
FAQ
What is the exact VDRM and V(BO) specification for NP0900SBMCT3G?
The NP0900SBMCT3G has a repetitive peak off-state voltage (VDRM) of ±75 V and a breakover voltage (V(BO)) of ±98 V, both guaranteed maximum values at 25 °C. These parameters define its blocking capability during normal operation and its precise clamping threshold during surge events - critical for protecting SLICs and line drivers in telecom systems without false triggering.
Is NP0900SBMCT3G bidirectional, and how does that affect its circuit placement?
Yes, NP0900SBMCT3G is fully bidirectional, with symmetrical VDRM and V(BO) ratings for both polarities. This allows direct placement across tip/ring or A/B lines in xDSL and T1/E1 interfaces without polarity orientation constraints - simplifying layout and eliminating need for dual-device configurations or external bias networks.
What is the off-state capacitance of NP0900SBMCT3G, and why does it matter for high-speed data lines?
The NP0900SBMCT3G has a maximum off-state capacitance (Co) of 23 pF at 1.0 MHz and 2 Vdc bias. This ultra-low value minimizes signal reflection, insertion loss, and phase distortion in broadband applications such as ADSL2+ (up to 24 Mbps) and E1 (2.048 Mbps), preserving signal integrity and meeting ITU-T G.992.x and G.703 compliance requirements.
Does NP0900SBMCT3G meet GR-1089-CORE and ITU-T K.20/K.21 standards?
Yes, the NP0900SBMCT3G is explicitly designed and tested to comply with GR-1089-CORE (Categories A, B, C), ITU-T K.20/K.21/K.45, FCC Part 68, UL 1950, and EN 60950. Its 90 A non-repetitive peak impulse current (IPPS3) for 10×160 µs waveform satisfies GR-1089-CORE Category B surge immunity requirements for central office equipment.
What is the thermal resistance and maximum junction temperature for NP0900SBMCT3G?
The NP0900SBMCT3G has a junction-to-ambient thermal resistance (RθJA) of 90 °C/W under JEDEC JESD51-3 conditions (FR4 PCB, 3″×4.5″, 2 oz copper), and a maximum junction temperature (TJ) rating of +150 °C. This allows reliable operation in sealed telecom enclosures with ambient temperatures up to +85 °C when mounted per recommended footprint guidelines.
NP0900SBMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 98V
- Voltage - Off State:
- 75V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 250 A
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 29pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP0900SBMCT3G FAQ
1.How can I place an order for NP0900SBMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP0900SBMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP0900SBMCT3G reliable?
The price and inventory of NP0900SBMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0900SBMCT3G is usually 5 days.
3.What payment methods are accepted for NP0900SBMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0900SBMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP0900SBMCT3G?
NP0900SBMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP0900SBMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP0900SBMCT3G?
For technical support, including NP0900SBMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0900SBMCT3G requirements.
6.How does Aetrix verify that NP0900SBMCT3G is sourced from the original manufacturer or authorized distributors?
All NP0900SBMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0900SBMCT3G meets industry standards.
7.What is the process for return or replacement of NP0900SBMCT3G?
All NP0900SBMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0900SBMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP0900SBMCT3G part is unused and in its original packaging.
Return procedure for NP0900SBMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP0900SBMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
