My Inquiry
My Account
onsemi NP0900SCMCT3G
- Part No.:
- NP0900SCMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP0900SCMCT3G.pdf
- Description:
- THYRISTOR 75V 400A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:6,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP0900SCMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±75 V repetitive peak off-state voltage (VDRM), ±98 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1.0 MHz, 4 V on-state voltage at 2.2 A peak, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP0900SCMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling per 10×160 µs waveform.
Technical Context
The NP0900SCMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) under normal operating conditions up to ±75 V, then switches rapidly to low-impedance conduction when transient voltage exceeds ±98 V. Its ultra-low 23 pF off-state capacitance ensures linearity and minimal insertion loss across DSL bandwidths.
This TSPD uses silicon thyristor structure with controlled dv/dt immunity (≥100 V/s) and critical di/dt rating of ±500 A/µs. It sustains 150 mA holding current to maintain clamping until fault energy dissipates, and recovers to open state once line voltage drops below VDRM and current falls below IH.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±75 V - maximum continuous line voltage the device blocks without triggering, ensuring transparency during 48 V DC + 150 Vrms ring voltage (212 V peak) operation |
| V(BO) | ±98 V - guaranteed maximum clamping voltage seen by protected circuit, set 30% above VDRM for safe margin below equipment failure thresholds |
| Co | 23 pF at 1.0 MHz / 2 Vdc - ultra-low differential capacitance preserves signal integrity in ADSL/T1/E1 lines up to 2.2 MHz |
| VT | 4 V at 2.2 A pk - low on-state voltage enables efficient shunting of >150 A surge current without excessive power dissipation in SMB package |
| IH | 150 mA - minimum current required to sustain conduction; must exceed system leakage to avoid false latch-up after surge clearance |
| IDRM | 5 µA at VDRM - ultra-low off-state leakage ensures no loading on live telecom lines during normal operation |
| IPPS3 | 90 A pk (10×160 µs) - surge current rating compliant with TIA-968-A Category B requirements for central office equipment |
Pinout & Package
NP0900SCMCT3G is housed in an SMB (DO-214AA) surface-mount package (Case 403C), measuring 4.06–4.57 mm × 3.30–3.81 mm × 1.90–2.41 mm, with gull-wing leads optimized for automated placement and reflow soldering on FR4 PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Positive surge path terminal | Bidirectional symmetry means either terminal serves as anode or cathode depending on polarity of transient; no dedicated polarity marking |
| Cathode (K) | Negative surge path terminal | Electrically identical to Anode due to symmetrical thyristor structure; terminals are interchangeable in layout |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF ensures <0.1 dB insertion loss at 2.2 MHz, preserving DSL spectral compatibility and minimizing crosstalk |
| Precision breakover voltage tolerance | Guaranteed ±98 V V(BO) enables deterministic protection margining against SLIC and coupling capacitor voltage limits |
| Low on-state voltage | 4 V VT at 2.2 A allows >150 A surge current handling in SMB package without thermal runaway |
| High surge current capability | 90 A (10×160 µs) meets TIA-968-A Category B and GR-1089-CORE Level 3 telecom surge immunity requirements |
| Pb-free RoHS compliance | G-suffix indicates lead-free termination and full compliance with EU RoHS Directive 2011/65/EU and JEDEC JS709B |
Applications
| ADSL Central Office Line Card | T1/E1 Data Interface |
|---|---|
Use Scenario: Protecting twisted-pair copper lines carrying asymmetric digital subscriber loop signals between CO switch and customer premises. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed across tip/ring pair to clamp lightning-induced transients before they reach SLIC and codec ICs. Use Value: 23 pF capacitance prevents high-frequency signal degradation; ±98 V V(BO) ensures clamping occurs below 100 V absolute maximum rating of downstream analog front-end components. | Use Scenario: Safeguarding balanced T1 (1.544 Mbps) or E1 (2.048 Mbps) data links in telecom multiplexers and channel banks. IC Role / Device Role / Timing Role: Primary overvoltage shunt device on transmit/receive pairs, coordinated with series impedance to limit let-through energy per GR-1089-CORE. Use Value: 90 A surge rating satisfies Category B 10×160 µs waveform requirement; ±75 V VDRM accommodates 150 Vrms ring voltage plus DC bias without false triggering. |
| VoIP Gateway Protection | Remote Terminal Unit (RTU) Line Interface |
Use Scenario: Securing analog telephone interface (FXS/FXO) ports in IP-based voice gateways exposed to induced surges on PSTN lines. IC Role / Device Role / Timing Role: First-stage protector in multi-stage TVS/TSPD cascade, absorbing bulk surge energy before low-capacitance TVS diodes handle residual overshoot. Use Value: 150 mA holding current prevents latch-up during sustained overvoltage events (e.g., power cross), while fast crowbar action (<100 ns) limits voltage rise time to <10 V/ns. | Use Scenario: Protecting telemetry and SCADA communication lines in industrial remote terminal units connected to long outdoor copper runs. IC Role / Device Role / Timing Role: Telecom-grade surge suppressor mounted directly at line entry point to divert induced lightning energy to earth ground. Use Value: Compliance with ITU-T K.20/K.21 ensures interoperability with legacy telecom infrastructure; SMB package enables compact, high-density PCB layout in space-constrained RTUs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP0720SCMCT3G | VDRM = ±65 V, V(BO) = ±88 V - lower voltage rating with identical 23 pF Co and 90 A IPPS3 | Suitable for systems with max 120 V peak operating voltage (e.g., lower-voltage xDSL variants) | Select when system VDRM margin requires tighter threshold than NP0900SCMCT3G's ±75 V, but same footprint and surge capability are needed. |
| NP1100SCMCT3G | VDRM = ±90 V, V(BO) = ±130 V - higher voltage rating; same 23 pF Co and 75 A IPPS4 (10×360 µs) | Required for 200+ V peak environments (e.g., extended-range T1, legacy PBX interfaces) | Choose when protecting circuits with >150 Vrms AC or higher DC bias where ±98 V clamping would be insufficient. |
Compared with NP0720SCMCT3G and NP1100SCMCT3G, the NP0900SCMCT3G provides optimal balance of 75 V blocking, 98 V clamping, and 90 A surge capacity for standard xDSL and T1/E1 deployments - avoiding under-protection of higher-voltage lines or over-design in mid-range applications.
Availability
NP0900SCMCT3G is available at Aetrix Electronics and suitable for xDSL central office line cards, T1/E1 data interfaces, and VoIP gateway protection requiring stable component supply, RoHS-compliant packaging, and telecom-grade surge immunity certification.
Supply support for NP0900SCMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and edge applications.
The NPMC Series, including NP0900SCMCT3G, was engineered specifically for telecom line protection - delivering ultra-low capacitance, precise breakover voltage, and high surge current in standardized SMB packages to meet GR-1089-CORE, ITU-T K.20/K.21, and TIA-968-A requirements.
FAQ
What is the exact VDRM and V(BO) specification for NP0900SCMCT3G?
The NP0900SCMCT3G has a repetitive peak off-state voltage (VDRM) of ±75 V and a guaranteed maximum breakover voltage (V(BO)) of ±98 V, measured at VDC = 1000 V and dv/dt = 100 V/s. These values define its blocking capability and clamping threshold, respectively, and are validated per onsemi's NPMC Series datasheet Rev. 2 (December 2010).
Does NP0900SCMCT3G have a defined pinout polarity?
No - the NP0900SCMCT3G is a bidirectional thyristor device with symmetrical Anode/Cathode terminals. Either lead functions identically depending on transient polarity; there is no fixed anode or cathode designation, and the SMB package has no polarity marking. Layout may treat both terminals as interchangeable.
What surge current waveform does NP0900SCMCT3G support at 90 A?
The NP0900SCMCT3G supports 90 A peak non-repetitive impulse current (IPPS3) under the 10×160 µs double-exponential decay waveform, which aligns with TIA-968-A Category B and GR-1089-CORE Level 3 telecom surge test requirements. This rating is verified per onsemi's published surge ratings table.
Is NP0900SCMCT3G RoHS-compliant and lead-free?
Yes - the "G" suffix in NP0900SCMCT3G explicitly denotes Pb-free, RoHS-compliant construction per EU Directive 2011/65/EU and JEDEC JS709B. The device uses matte tin terminations and complies with onsemi's Pb-Free Packaging Standard, confirmed in the ordering information section of the NPMC Series datasheet.
How does the 23 pF off-state capacitance of NP0900SCMCT3G impact DSL signal integrity?
The 23 pF off-state capacitance of NP0900SCMCT3G - measured at 1.0 MHz and 2 Vdc bias - ensures minimal insertion loss (<0.1 dB) and group delay variation across the 0–2.2 MHz ADSL band. This ultra-low value prevents high-frequency attenuation and crosstalk, maintaining bit-error-rate performance in full-rate G.992.1 and G.992.5 deployments.
NP0900SCMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 98V
- Voltage - Off State:
- 75V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 33pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP0900SCMCT3G FAQ
1.How can I place an order for NP0900SCMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP0900SCMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP0900SCMCT3G reliable?
The price and inventory of NP0900SCMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP0900SCMCT3G is usually 5 days.
3.What payment methods are accepted for NP0900SCMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP0900SCMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP0900SCMCT3G?
NP0900SCMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP0900SCMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP0900SCMCT3G?
For technical support, including NP0900SCMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP0900SCMCT3G requirements.
6.How does Aetrix verify that NP0900SCMCT3G is sourced from the original manufacturer or authorized distributors?
All NP0900SCMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP0900SCMCT3G meets industry standards.
7.What is the process for return or replacement of NP0900SCMCT3G?
All NP0900SCMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP0900SCMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP0900SCMCT3G part is unused and in its original packaging.
Return procedure for NP0900SCMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP0900SCMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
