My Inquiry
My Account
onsemi NP1100SBMCT3G
- Part No.:
- NP1100SBMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP1100SBMCT3G.pdf
- Description:
- THYRISTOR 90V 250A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:3,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP1100SBMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±90 V repetitive peak off-state voltage (VDRM), ±130 V breakover voltage (VBO), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP1100SBMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling under 10×160 µs waveform.
Technical Context
The NP1100SBMCT3G operates as a bidirectional crowbar-type protector, switching from high-impedance open-circuit state to low-impedance short-circuit state when transient voltage exceeds ±130 V. Its ultra-low 23 pF off-state capacitance ensures linearity up to 1 MHz and preserves signal integrity in DSL/T1/E1 physical layers.
It complies with multiple telecom surge standards including GR-1089-CORE (2×10 µs, 10×360 µs), TIA-968-A (10×160 µs), and ITU-T K.20/K.21 (10×700 µs), supporting peak pulse currents of 150 A (A-level), 250 A (B-level), and 500 A (C-level) depending on waveform and test condition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±90 V - Maximum continuous AC/DC voltage before conduction; ensures transparency during 48 V DC + 150 V RMS ring voltage (212 V peak) operation. |
| VBO | ±130 V - Guaranteed maximum clamping voltage seen by protected circuit; set below SLIC or coupling capacitor failure thresholds. |
| CO | 23 pF - Ultra-low off-state capacitance at 1 MHz/2 Vdc; minimizes insertion loss and phase distortion in >1 Mbps data lines. |
| VT | 4 V - On-state voltage at 2.2 A peak; enables efficient shunting of >150 A surges without thermal runaway in SMB package. |
| IH | 150 mA - Minimum current to sustain conduction; must exceed system leakage to avoid latch-up after surge clearance. |
| IPPS (10×160 µs) | 150 A - Non-repetitive surge current rating; defines protection margin against lightning-induced transients per TIA-968-A. |
| Package | SMB (DO-214AA) - Surface-mount outline with 4.06–4.57 mm length; compatible with automated assembly and IPC-7351B footprint. |
Pinout & Package
SMB (DO-214AA) package per JEDEC standard, case 403C, with cathode/anode terminals on opposite ends of the molded body. Marking includes date code (AYWW) and device code "1100M".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge current entry point (bidirectional) | Accepts positive or negative transients; symmetric structure enables identical clamping in both polarities. |
| Cathode (K) | Surge current exit path to ground | Completes low-impedance shunt path during crowbar action; requires low-inductance PCB trace to earth reference. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF at 1 MHz - preserves signal fidelity in xDSL upstream/downstream channels without equalization penalty. |
| Precise bidirectional breakover | ±130 V VBO with tight distribution - enables deterministic protection margin design versus equipment failure thresholds. |
| Low on-state voltage | 4 V at 2.2 A - reduces power dissipation during surge, limiting junction temperature rise in compact SMB layout. |
| Pb-free & RoHS-compliant | Meets J-STD-609 Class 1 moisture sensitivity; qualified for lead-free reflow per J-STD-020. |
| High surge current capability | 150 A (10×160 µs) - satisfies GR-1089-CORE Level A requirements for central office and CPE deployment. |
Applications
| ADSL Central Office Line Card | T1/E1 Data Interface |
|---|---|
Use Scenario: Protection of tip/ring pairs feeding ADSL line drivers and receivers in DSLAM chassis exposed to induced lightning surges. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed between transformer secondary and SLIC IC input. Use Value: 23 pF capacitance avoids attenuation of 2.2 MHz upstream band; ±130 V VBO clamps transients below SLIC's 160 V absolute max rating. | Use Scenario: Surge suppression on balanced T1/E1 receive/transmit pairs in telecom access equipment operating at 1.544/2.048 Mbps. IC Role / Device Role / Timing Role: Primary overvoltage guard on transformer-coupled line interface, upstream of receiver termination resistors. Use Value: 150 A 10×160 µs rating meets TIA-968-A Category A; symmetric VDRM/VBO ensures equal protection for both differential polarity faults. |
| xDSL Customer Premises Equipment | Broadband Voice over IP Gateway |
Use Scenario: Integrated protection in residential DSL modems where space-constrained PCBs require surface-mount solutions with minimal parasitic impact. IC Role / Device Role / Timing Role: Secondary protection stage after gas discharge tube (GDT), providing fast-response clamping for residual transients. Use Value: SMB footprint allows placement adjacent to RJ-11 jack; 4 V VT limits energy dissipation during multi-pulse events. | Use Scenario: Safeguarding analog voice ports (FXS/FXO) in VoIP gateways connected to PSTN lines subject to lightning-induced surges. IC Role / Device Role / Timing Role: Bidirectional line protector across tip/ring before hybrid circuit and codec interface. Use Value: Compliance with ITU-T K.20/K.21 ensures interoperability with global PSTN infrastructure; ±90 V VDRM accommodates 48 V battery feed plus ringing voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP1100SCMC | Same electrical specs but in SMC (DO-214AB) package; 5.59 mm length vs. SMB's 4.57 mm. | Requires larger PCB footprint; higher thermal resistance (RθJA = 70°C/W vs. 90°C/W) but better surge energy handling. | Select NP1100SCMC when board space permits and higher IPPS margin is needed beyond 150 A. |
| SM1100A | 110 V VDRM, 145 V VBO, 25 pF Co, same SMB package; Littelfuse part with tighter VBO tolerance (±5% vs. ±10%). | Higher VBO delays clamping onset; slightly higher capacitance may affect >5 MHz signal integrity. | Choose SM1100A where tighter VBO control is critical and 15 V higher clamping voltage is acceptable. |
Compared with NP1100SBMCT3G, NP1100SCMC offers improved thermal performance in a larger package, while SM1100A provides tighter breakover tolerance at the cost of higher clamping voltage and marginally higher capacitance - both require validation of layout and system-level surge coordination.
Availability
NP1100SBMCT3G is available at Aetrix Electronics and suitable for xDSL line cards, T1/E1 interface modules, and VoIP gateway designs requiring stable component supply, RoHS-compliant surge protection, and consistent ultra-low capacitance performance across production batches.
Supply support for NP1100SBMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series, including NP1100SBMCT3G, was engineered specifically for telecom line protection - delivering ultra-low capacitance, precise bidirectional clamping, and regulatory compliance for DSL, T1/E1, and VoIP infrastructure.
FAQ
What is the exact VDRM rating of the NP1100SBMCT3G?
The NP1100SBMCT3G has a repetitive peak off-state voltage (VDRM) of ±90 V. This rating guarantees the device remains non-conductive under normal operating conditions, including combined 48 V DC battery feed and 150 V RMS ringing voltage (212 V peak), making it suitable for telecom line interface applications where sustained voltage stress occurs.
Does the NP1100SBMCT3G meet GR-1089-CORE Level A surge requirements?
Yes, the NP1100SBMCT3G supports GR-1089-CORE Level A testing with a 150 A non-repetitive peak impulse current (IPPS) under the 10×160 µs waveform. Its bidirectional architecture and ±130 V breakover voltage ensure compliant clamping behavior during both positive and negative polarity surges specified in the standard.
What is the off-state capacitance of the NP1100SBMCT3G and why does it matter?
The NP1100SBMCT3G exhibits a nominal off-state capacitance (CO) of 23 pF at 1 MHz and 2 Vdc bias. This ultra-low value prevents signal attenuation and phase distortion in high-speed xDSL and T1/E1 data links, preserving bit error rate performance without requiring additional equalization circuitry in the signal path.
How does the NP1100SBMCT3G reset after a surge event?
After conducting a surge, the NP1100SBMCT3G returns to its high-impedance off-state once line current falls below its 150 mA holding current (IH). This automatic recovery ensures transparent operation resumes without manual intervention or external circuitry - provided system leakage remains below IH to prevent unintended latch-up.
Is the NP1100SBMCT3G compatible with lead-free reflow processes?
Yes, the NP1100SBMCT3G is Pb-free and RoHS-compliant, qualified for standard lead-free reflow profiles per J-STD-020. Its SMB (DO-214AA) package withstands peak temperatures up to 260°C, and moisture sensitivity level is rated Class 1 - eliminating bake requirements prior to assembly.
NP1100SBMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 130V
- Voltage - Off State:
- 90V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 250 A
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 29pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP1100SBMCT3G FAQ
1.How can I place an order for NP1100SBMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP1100SBMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP1100SBMCT3G reliable?
The price and inventory of NP1100SBMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP1100SBMCT3G is usually 5 days.
3.What payment methods are accepted for NP1100SBMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP1100SBMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP1100SBMCT3G?
NP1100SBMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP1100SBMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP1100SBMCT3G?
For technical support, including NP1100SBMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP1100SBMCT3G requirements.
6.How does Aetrix verify that NP1100SBMCT3G is sourced from the original manufacturer or authorized distributors?
All NP1100SBMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP1100SBMCT3G meets industry standards.
7.What is the process for return or replacement of NP1100SBMCT3G?
All NP1100SBMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP1100SBMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP1100SBMCT3G part is unused and in its original packaging.
Return procedure for NP1100SBMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP1100SBMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
