onsemi NP1300SAMCT3G
- Part No.:
- NP1300SAMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP1300SAMCT3G.pdf
- Description:
- THYRISTOR 120V 150A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:6,626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP1300SAMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±120 V repetitive peak off-state voltage (VDRM), ±160 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1.0 MHz, 4 V on-state voltage at 2.2 A peak, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP1300SAMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage thresholding, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling per 10×160 µs waveform.
Technical Context
The NP1300SAMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) during normal operation (IDRM ≤ 5 µA at VDRM), then switches to low-impedance (short-circuit) when transient voltage exceeds ±160 V (V(BO)), shunting surge energy to ground. Its ultra-low 23 pF off-state capacitance ensures linearity up to 100 MHz and preserves signal integrity in DSL/T1/E1 circuits.
It complies with multiple telecom surge standards including GR-1089-CORE (2×10 µs, 10×360 µs), TIA-968-A (10×160 µs), and ITU-T K.20/K.21 (10×700 µs), supporting peak pulse currents of 150 A (A-level), 250 A (B-level), or 500 A (C-level) depending on waveform - all validated under pulsed test conditions with thermal derating per RθJA = 90 °C/W.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±120 V - maximum continuous AC/DC voltage the device blocks without triggering; must exceed system peak operating voltage (e.g., 48 V DC + 150 V RMS ring = ~260 V peak) |
| V(BO) | ±160 V - guaranteed maximum clamping voltage seen by protected circuit; sets hard upper limit for transient overvoltage exposure |
| Co | 23 pF - ultra-low off-state capacitance at 1.0 MHz/2 Vdc bias; enables <0.5% signal attenuation in 100 Ω DSL lines up to 30 MHz |
| VT | 4 V - low on-state voltage at 2.2 A peak; minimizes power dissipation (≤8.8 W instantaneous) during surge conduction |
| IH | 150 mA - minimum current required to sustain conduction; ensures automatic recovery to high-impedance state after surge decay |
| IDRM | 5 µA - off-state leakage at VDRM; ensures transparency and zero loading on live telecom lines during normal operation |
| IPPS (10×160 µs) | 150 A - non-repetitive peak surge current capability; meets GR-1089-CORE Category A requirements for central office equipment |
Pinout & Package
NP1300SAMCT3G is housed in an SMB (DO-214AA, Case 403C) surface-mount package measuring 4.57 mm × 3.81 mm × 2.41 mm (L × W × H), with gull-wing leads optimized for automated placement and reflow soldering on FR4 PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge input terminal (bidirectional) | Accepts transient overvoltage from either polarity; connects to tip/ring line in telecom interface |
| Cathode (K) | Surge return terminal (bidirectional) | Provides low-impedance path to ground during crowbar event; symmetric with Anode for bidirectional protection |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF - preserves high-frequency signal fidelity in xDSL/T1/E1 lines without equalization penalty |
| Precise bidirectional breakover voltage | ±160 V - tightly controlled V(BO) ensures consistent clamping across temperature (−40°C to +150°C) |
| Low leakage current | ≤5 µA at ±120 V - eliminates DC loading and crosstalk in always-on telecom circuits |
| High surge current rating | 150 A (10×160 µs) - withstands repeated lightning-induced surges per GR-1089-CORE Category A |
| Pb-free RoHS-compliant packaging | SMB (DO-214AA) with matte tin lead finish - compatible with lead-free reflow profiles and industrial environmental requirements |
Applications
| xDSL Central Office Line Card | T1/E1 Data Interface Protection |
|---|---|
Use Scenario: Protecting ADSL/VDSL line cards in central office DSLAMs against induced lightning surges and power cross events. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed between tip/ring pair and SLIC front-end, operating in open-circuit mode during normal signaling and switching to short-circuit during transients. Use Value: 23 pF capacitance prevents >1 dB insertion loss at 30 MHz; ±160 V V(BO) ensures protected SLIC ICs (rated ≤200 V) remain within safe operating area. | Use Scenario: Safeguarding T1/E1 balanced data links in telecom access equipment from EFT and surge coupling. IC Role / Device Role / Timing Role: Primary line-side surge clamp on transformer-coupled receive/transmit paths, coordinated with series impedance for Ipp limiting. Use Value: 150 A 10×160 µs surge rating meets TIA-968-A Level A; low VT (4 V) limits energy dissipation during clamping to avoid thermal runaway. |
| Broadband Access Gateway | VoIP Terminal Equipment |
Use Scenario: Integrated protection in multi-service access gateways handling simultaneous POTS, DSL, and Ethernet interfaces. IC Role / Device Role / Timing Role: Standalone TSPD mounted directly on line interface PCB, providing first-stage protection before TVS diodes or GDTs. Use Value: ±120 V VDRM accommodates 48 V DC battery backup + AC ringing; RoHS-compliant SMB package supports high-density layout. | Use Scenario: Overvoltage protection in residential VoIP adapters connected to PSTN lines subject to lightning induction. IC Role / Device Role / Timing Role: Secondary protection element downstream of primary GDT, handling residual fast-rising transients missed by coarse clamping. Use Value: 150 mA IH ensures automatic reset after surge; 23 pF Co avoids degrading voice-band SNR or echo cancellation performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP1100SAMCT3G | VDRM = ±90 V, V(BO) = ±130 V - lower voltage rating; same 23 pF Co and 150 A surge rating | Suitable for 24–48 V systems only; insufficient for 150 Vrms ringing or 48 V DC + ring combinations | Select when system peak voltage ≤110 V and tighter V(BO) margin is needed for low-voltage SLICs |
| NP1500SAMCT3G | VDRM = ±140 V, V(BO) = ±180 V - higher voltage rating; identical 23 pF Co and 150 A surge rating | Required for systems with >120 V peak operating voltage (e.g., extended-range T1 or legacy PBX interfaces) | Choose when VDRM margin must exceed 20 V above max system voltage to ensure long-term reliability |
Compared with NP1100SAMCT3G and NP1500SAMCT3G, the NP1300SAMCT3G provides optimal VDRM/V(BO) balance for standard 48 V DC + 150 Vrms ringing telecom interfaces - offering sufficient margin above 212 V peak while avoiding excessive clamping voltage that could stress downstream components.
Availability
NP1300SAMCT3G is available at Aetrix Electronics and suitable for xDSL central office equipment, T1/E1 data interface protection, and broadband access gateway designs requiring stable component supply, RoHS compliance, and repeatable surge performance across production batches.
Supply support for NP1300SAMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series - including NP1300SAMCT3G - is engineered specifically for telecom line protection, delivering ultra-low capacitance, precise breakover thresholds, and certified surge robustness to meet GR-1089-CORE, ITU-T K.20/K.21, and FCC Part 68 requirements.
FAQ
What is the maximum continuous operating voltage for NP1300SAMCT3G?
The NP1300SAMCT3G has a repetitive peak off-state voltage (VDRM) of ±120 V, meaning it can continuously block up to 120 V in either polarity without triggering. This rating assumes TA = 25°C; derating applies above ambient temperature per RθJA = 90 °C/W. For reliable operation, system peak voltage must remain below VDRM - e.g., 48 V DC + 150 Vrms ringing (≈212 V peak) requires a higher-rated part like NP1500SAMCT3G.
How does NP1300SAMCT3G achieve low signal distortion in high-speed data lines?
NP1300SAMCT3G achieves low signal distortion primarily through its ultra-low 23 pF off-state capacitance (Co) at 1.0 MHz and 2 Vdc bias. This value remains stable across frequency and voltage, ensuring minimal insertion loss and phase shift in DSL/T1/E1 lines. Its symmetric bidirectional structure and tight V(BO) tolerance further preserve signal integrity during both normal operation and transient suppression.
What surge waveforms is NP1300SAMCT3G rated for, and what are the corresponding peak current values?
NP1300SAMCT3G is rated for multiple industry-standard surge waveforms: 150 A for 10×160 µs (GR-1089-CORE Category A), 250 A for 10×360 µs (Category B), and 500 A for 10×1000 µs (Category C). These ratings are non-repetitive and measured under pulsed conditions with cooling intervals. The device's 4 V on-state voltage (VT) and 150 mA holding current (IH) ensure safe energy dissipation without thermal runaway.
Is NP1300SAMCT3G compatible with lead-free PCB assembly processes?
Yes, NP1300SAMCT3G is Pb-free and RoHS-compliant, packaged in an SMB (DO-214AA) case with matte tin-plated gull-wing leads. It is qualified for standard lead-free reflow profiles (J-STD-020), with peak temperatures up to 260°C. The device's thermal resistance (RθJA = 90 °C/W) and junction temperature range (−40°C to +150°C) support reliable operation in thermally demanding telecom environments.
Does NP1300SAMCT3G require external circuitry to function correctly in a telecom line?
NP1300SAMCT3G operates as a standalone crowbar protector but benefits from coordination with series impedance (e.g., current-limiting resistors or transformers) to manage peak surge current and prevent latch-up. Its 150 mA holding current (IH) ensures automatic recovery after transient decay, eliminating need for active reset circuitry. However, design must verify that steady-state line current stays below IH to avoid unintended conduction - typical in AC-coupled telecom interfaces where DC current is negligible.
NP1300SAMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 160V
- Voltage - Off State:
- 120V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 150 A
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 23pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP1300SAMCT3G FAQ
1.How can I place an order for NP1300SAMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP1300SAMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP1300SAMCT3G reliable?
The price and inventory of NP1300SAMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP1300SAMCT3G is usually 5 days.
3.What payment methods are accepted for NP1300SAMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP1300SAMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP1300SAMCT3G?
NP1300SAMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP1300SAMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP1300SAMCT3G?
For technical support, including NP1300SAMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP1300SAMCT3G requirements.
6.How does Aetrix verify that NP1300SAMCT3G is sourced from the original manufacturer or authorized distributors?
All NP1300SAMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP1300SAMCT3G meets industry standards.
7.What is the process for return or replacement of NP1300SAMCT3G?
All NP1300SAMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP1300SAMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP1300SAMCT3G part is unused and in its original packaging.
Return procedure for NP1300SAMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP1300SAMCT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

