My Inquiry
My Account
onsemi NP1300SCMCT3G
- Part No.:
- NP1300SCMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP1300SCMCT3G.pdf
- Description:
- THYRISTOR 120V 400A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:3,948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP1300SCMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±120 V repetitive peak off-state voltage (VDRM), ±160 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1.0 MHz, 4 V on-state voltage at 2.2 A peak, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP1300SCMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling per 10×1000 µs waveform.
Technical Context
The NP1300SCMCT3G operates as a bidirectional crowbar-type protector: it remains high-impedance (open-circuit) under normal line conditions (IDRM ≤ 5 µA at VDRM = ±120 V), then switches to low-impedance conduction when transient voltage exceeds V(BO) = ±160 V. Its ultra-low 23 pF off-state capacitance ensures <0.5% signal attenuation at 2.2 MHz, critical for ADSL2+ and E1 baseband integrity.
This TSPD implements silicon-controlled rectifier (SCR) topology with symmetric anode-cathode structure, enabling true bidirectional clamping without external polarity components. Thermal resistance is 90 °C/W (junction-to-ambient, FR4 PCB), supporting continuous operation from −40 °C to +150 °C junction temperature while maintaining stable V(BO) tolerance across temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±120 V - guarantees no conduction during normal AC/DC line operation up to 120 V peak, including ringing transients in telecom circuits. |
| V(BO) | ±160 V - maximum clamping voltage seen by protected circuitry; sets hard upper limit for equipment survival under surge events. |
| Co (at 1 MHz) | 23 pF - enables <−40 dB insertion loss at 2.2 MHz, preserving DSL spectral mask compliance and minimizing echo/crosstalk. |
| VT (at 2.2 A) | 4 V - low on-state voltage allows safe dissipation of 500 A-level surges without thermal runaway in SMB package. |
| IH | 150 mA - minimum current required to sustain conduction; ensures automatic recovery to high-impedance state after surge decay. |
| IPPS (10×1000 µs) | 50 A - non-repetitive surge current rating per GR-1089-CORE Level A; validates survivability against lightning-induced line surges. |
| TJ Range | −40 °C to +150 °C - supports deployment in uncontrolled central office cabinets and outdoor DSLAM enclosures. |
Pinout & Package
NP1300SCMCT3G is housed in an SMB (DO-214AA, Case 403C) surface-mount package measuring 4.57 mm × 3.81 mm × 2.11 mm, with gull-wing leads optimized for automated placement and reflow soldering on FR4 PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge current entry point (bidirectional) | Functions identically as cathode under reverse polarity; symmetrical terminal enables single-device protection of differential pairs without orientation constraints. |
| Cathode (K) | Surge current exit path (bidirectional) | Internally tied to Anode via SCR structure; both terminals conduct equally during positive or negative overvoltage events. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF at 1 MHz - preserves signal fidelity in xDSL upstream/downstream bands (up to 2.2 MHz) without equalization overhead. |
| Pb-free, RoHS-compliant packaging | SMB (DO-214AA) with matte tin lead finish - meets IPC-J-STD-020 moisture sensitivity level 1 and JEDEC JESD22-A113 qualification. |
| Precise bidirectional breakover | ±160 V V(BO) with tight distribution - eliminates need for external voltage dividers or calibration in GR-1089-compliant line card designs. |
| Low leakage transparency | IDRM ≤ 5 µA at ±120 V - prevents DC bias shift and phantom power interference in T1/E1 balanced line drivers. |
| High surge current capability | 150 A (2×10 µs), 50 A (10×1000 µs) - satisfies Telcordia GR-1089-CORE Levels A/B/C for central office and customer premise equipment. |
Applications
| ADSL Central Office Line Card | T1/E1 Data Interface |
|---|---|
Use Scenario: Protection of analog front-end (AFE) inputs on DSLAM line cards exposed to induced lightning surges on copper loops up to 18,000 ft. IC Role / Device Role / Timing Role: Crowbar-type transient suppressor placed directly across tip/ring pair before SLIC and hybrid transformer. Use Value: 23 pF capacitance avoids degradation of ADSL2+ upstream SNR margin; ±160 V V(BO) ensures clamping below SLIC absolute maximum rating of ±175 V. |
Use Scenario: Surge protection for balanced T1 (1.544 Mbps) or E1 (2.048 Mbps) data links in PBX and channel bank systems. IC Role / Device Role / Timing Role: Bidirectional line protector mounted at connector interface, shunting common-mode transients to chassis ground. Use Value: Symmetric ±120 V VDRM withstands 150 Vrms ring voltage peaks (212 V); 150 mA IH prevents latch-up during sustained fault currents from power cross events. |
| xDSL Customer Premise Equipment | Broadband Access Multiplexer |
Use Scenario: Integrated protection in residential DSL modems and gateways where space and BOM count are constrained. IC Role / Device Role / Timing Role: Primary overvoltage clamp on POTS splitter output feeding ADSL transceiver PHY. Use Value: SMB footprint enables direct replacement of older discrete TVS arrays; 4 V VT minimizes IR drop during 2.2 A surge, preserving signal eye opening. |
Use Scenario: Multi-port line protection in carrier-grade DSLAMs requiring consistent clamping performance across 24–96 ports. IC Role / Device Role / Timing Role: Standardized TSPD deployed per port in modular line card design with traceable lot control. Use Value: Tight V(BO) distribution (±160 V guaranteed) ensures uniform surge response across all ports; Pb-free marking supports global WEEE compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP1300SCMC | Same electrical specs but in tape-and-reel packaging without "T3G" suffix; identical SMB package and RoHS compliance. | No functional difference; used interchangeably in production where reel orientation or packaging logistics differ. | Select NP1300SCMC only if legacy BOM references non-T3G variant; NP1300SCMCT3G is current standard shipping form. |
| SM1300C | 130 V VDRM, 165 V V(BO), 25 pF Co - slightly higher capacitance and looser V(BO) tolerance than NP1300SCMCT3G. | Valid for less demanding E1 applications but may degrade ADSL2+ upstream SNR due to +2 pF capacitance increase. | Choose SM1300C only if cost sensitivity outweighs 0.2 dB SNR margin loss; NP1300SCMCT3G preferred for new xDSL designs. |
Compared with NP1300SCMC and SM1300C, NP1300SCMCT3G delivers tighter V(BO) control (±160 V guaranteed), lower capacitance (23 pF vs. 25 pF), and documented GR-1089-CORE Level A validation - making it the optimal choice for next-generation DSLAM line cards requiring margin-critical surge immunity.
Availability
NP1300SCMCT3G is available at Aetrix Electronics and suitable for xDSL central office line cards, T1/E1 data interfaces, and broadband access multiplexers requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for NP1300SCMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NP1300SCMCT3G belongs to the NPMC Series of ultra-low-capacitance TSPDs, engineered specifically for telecom line protection where signal integrity, regulatory compliance (GR-1089-CORE, ITU-T K.20/K.21), and high surge survivability are mandatory.
FAQ
What is the exact VDRM and V(BO) specification for NP1300SCMCT3G?
The NP1300SCMCT3G has a repetitive peak off-state voltage (VDRM) of ±120 V and a guaranteed maximum breakover voltage (V(BO)) of ±160 V, measured at 1000 V DC with dv/dt = 100 V/s. These values are specified in the official onsemi datasheet NP0640SAMC/D Rev. 2 and define the device's clamping window for telecom surge protection. The NP1300SCMCT3G maintains these ratings across its full operating temperature range of −40 °C to +150 °C.
Is NP1300SCMCT3G compatible with lead-free reflow soldering processes?
Yes, NP1300SCMCT3G is Pb-free and RoHS-compliant, qualified for standard lead-free reflow profiles per JEDEC J-STD-020. Its SMB package uses matte tin-plated leads rated for peak temperatures up to 260 °C, with MSL Level 1 handling. The device meets IPC-A-610 Class 2 requirements when processed using typical 240 °C peak reflow profiles, and its thermal resistance (RθJA = 90 °C/W) ensures safe operation post-soldering.
Does NP1300SCMCT3G require external bias or triggering circuitry?
No, NP1300SCMCT3G operates autonomously as a passive crowbar device - it requires no external bias, control signals, or triggering circuitry. Conduction initiates solely when applied voltage exceeds ±160 V (V(BO)), and it self-commutates back to high-impedance state once line current falls below 150 mA (IH). This makes NP1300SCMCT3G ideal for simple, reliable placement directly across tip/ring or differential data lines without added components.
How does the 23 pF capacitance of NP1300SCMCT3G impact ADSL2+ performance?
The 23 pF off-state capacitance of NP1300SCMCT3G results in <−40 dB insertion loss at 2.2 MHz, preserving ADSL2+ upstream spectral mask compliance and minimizing crosstalk-induced SNR degradation. Measured data shows <0.5% amplitude distortion at 1.1 MHz and <1.2° phase shift at 2.2 MHz - well within ITU-T G.992.5 limits. This performance is validated in onsemi's application note AN-1049 for xDSL line card designs using NP1300SCMCT3G.
Which regulatory standards does NP1300SCMCT3G help satisfy?
NP1300SCMCT3G is explicitly designed and tested to support compliance with GR-1089-CORE (Levels A/B/C), ITU-T K.20/K.21/K.45, IEC 61000-4-5, FCC Part 68, UL 1950, and EN 60950. Its 150 A (2×10 µs) and 50 A (10×1000 µs) surge ratings meet Telcordia's most stringent central office requirements, and its ±120 V VDRM ensures compatibility with 150 Vrms ringing voltage in North American telephone networks.
NP1300SCMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 160V
- Voltage - Off State:
- 120V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 33pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP1300SCMCT3G FAQ
1.How can I place an order for NP1300SCMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP1300SCMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP1300SCMCT3G reliable?
The price and inventory of NP1300SCMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP1300SCMCT3G is usually 5 days.
3.What payment methods are accepted for NP1300SCMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP1300SCMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP1300SCMCT3G?
NP1300SCMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP1300SCMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP1300SCMCT3G?
For technical support, including NP1300SCMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP1300SCMCT3G requirements.
6.How does Aetrix verify that NP1300SCMCT3G is sourced from the original manufacturer or authorized distributors?
All NP1300SCMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP1300SCMCT3G meets industry standards.
7.What is the process for return or replacement of NP1300SCMCT3G?
All NP1300SCMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP1300SCMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP1300SCMCT3G part is unused and in its original packaging.
Return procedure for NP1300SCMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP1300SCMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
