onsemi NP1500SBT3G
- Part No.:
- NP1500SBT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP1500SBT3G.pdf
- Description:
- THYRISTOR 140V 80A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:5,664
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP1500SBT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 140 V peak off-state voltage (VDRM), 180 V breakover voltage (VBO), 4.0 V on-state voltage at 1 A, 150 mA holding current, and supports GR-1089-CORE and IEC 61000-4-5 surge immunity up to 75 A(pk) on 10×360 µs waveform - deployed in central office and customer premises equipment protection circuits.
For engineers reviewing the NP1500SBT3G datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, SMB package compatibility, 150 mA holding current threshold, 90 °C/W junction-to-ambient thermal resistance, and compliance with ITU-T K.20/K.21 surge standards for telecom infrastructure.
Technical Context
The NP1500SBT3G operates as a voltage-triggered bidirectional thyristor that latches into low-impedance conduction upon exceeding VBO = 180 V in either polarity, sustaining conduction until current falls below IH = 150 mA. Its 4.0 V on-state voltage limits power dissipation during surge events while maintaining robust clamping stability across −40°C to +150°C operating range.
It delivers non-repetitive surge current ratings of 75 A(pk) on 10×360 µs waveform and 50 A(pk) on 10×560 µs waveform per GR-1089-CORE, with dv/dt immunity ≥5 kV/s and di/dt capability up to 500 A/s - enabling reliable protection against lightning-induced transients and AC power cross-talk in analog telephony and xDSL line cards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 140 V - Maximum repetitive off-state voltage both polarities; defines maximum continuous line voltage it can block without triggering. |
| VBO | 180 V - Breakover voltage threshold where device switches to low-impedance state; ensures precise clamping onset for telecom surge standards. |
| VT | 4.0 V - On-state voltage at 1 A peak; determines power loss (P = VT × I) during surge conduction and thermal stress. |
| IH | 150 mA - Minimum current required to maintain conduction; sets recovery timing after surge decay and prevents false re-triggering. |
| CO | 44 pF - Junction capacitance at 1 MHz/2 Vdc bias; low value preserves signal integrity in high-frequency DSL and VoIP line interfaces. |
| RθJA | 90 °C/W - Junction-to-ambient thermal resistance on FR4 PCB (3″×4.5″, 2 oz Cu); enables thermal design for repeated surge duty cycles. |
| TJ Range | −40°C to +150°C - Full operational temperature envelope; supports deployment in uncontrolled environments like outdoor DSLAM cabinets. |
Pinout & Package
NP1500SBT3G uses the SMB (DO-214AA, Case 403C) surface-mount package with two terminals: MT1 and MT2. This symmetrical bidirectional configuration eliminates polarity dependency and supports direct placement across differential telecom lines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Anode/Cathode (bidirectional) | One main terminal; interchangeable with MT2 due to symmetric thyristor structure; connects to line side of protected circuit. |
| MT2 | Anode/Cathode (bidirectional) | Second main terminal; electrically identical to MT1; connects to tip/ring or tip/ground reference point in telecom interface. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar action | Triggers identically on positive or negative overvoltage excursions above 180 V, eliminating need for dual-device discrete solutions. |
| Low on-state voltage (4.0 V) | Minimizes I²R heating during surge conduction, extending device lifetime under repeated GR-1089-CORE test conditions. |
| High dv/dt immunity (≥5 kV/s) | Prevents false triggering from fast-rising noise transients common in switching power supply coupling scenarios. |
| Pb-free SMB package (RoHS) | Enables drop-in replacement in legacy telecom designs while meeting modern environmental compliance requirements. |
| 150 mA holding current | Ensures stable latch-on during multi-millisecond surges and clean turn-off once line current decays below threshold. |
Applications
| Central Office Line Card Protection | xDSL Customer Premises Equipment |
|---|---|
|
Use Scenario: Protecting analog voice and data lines in carrier-grade line cards exposed to lightning-induced surges and power cross. IC Role / Device Role / Timing Role: Bidirectional crowbar clamping device placed between tip/ring and ground to shunt transient energy before reaching SLIC or codec ICs. Use Value: Meets GR-1089-CORE Level 3 (75 A pk, 10×360 µs) and maintains <1 µs response time to prevent damage to downstream analog front-end components. |
Use Scenario: Surge suppression on ADSL/VDSL line interfaces inside residential gateways and modems. IC Role / Device Role / Timing Role: Primary overvoltage protector on copper pair inputs, operating in parallel with gas discharge tubes or secondary TVS arrays. Use Value: 44 pF capacitance avoids signal degradation at frequencies up to 30 MHz, preserving DSL sync stability and SNR margin. |
| VoIP Phone Interface Protection | ISDN BRI Line Protection |
|
Use Scenario: Safeguarding Ethernet-powered VoIP handsets connected to PSTN via FXS ports subject to induced surges. IC Role / Device Role / Timing Role: Fast-acting voltage-triggered switch that diverts surge current away from isolation transformer and PHY IC. Use Value: 140 V VDRM allows safe operation on 48 V nominal phone line with headroom for ringing voltage (up to 90 V RMS). |
Use Scenario: Protecting ISDN Basic Rate Interface (BRI) S/T bus lines in NT1 devices and terminal adapters. IC Role / Device Role / Timing Role: Bidirectional TSPD placed across differential S/T pair to clamp common-mode and differential-mode transients. Use Value: Symmetric VBO = 180 V ensures balanced clamping performance essential for ISDN's 144 kbps full-duplex signaling integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP1500SAT3G | Same electrical specs but marked "0150A" and rated for Series A surge level (150 A pk, 2×10 µs), higher peak current than NP1500SBT3G's Series B rating. | Preferred for equipment requiring highest single-event surge margin (e.g., outdoor DSLAMs), not optimized for repetitive 10×360 µs waveforms. | Select NP1500SAT3G when GR-1089-CORE Level 1 (150 A pk) compliance is mandatory; otherwise NP1500SBT3G offers better cost/performance balance for central office line cards. |
| SLVU2.8-4 | Unidirectional 2.8 V TVS diode array with 30 A (8/20 µs) rating; lacks latching behavior and requires external current limiting. | Suitable only for low-energy ESD and fast transients; cannot sustain multi-millisecond surges like NP1500SBT3G. | Use SLVU2.8-4 for board-level ESD protection upstream of NP1500SBT3G; never as standalone replacement for telecom primary surge protection. |
Compared with NP1500SAT3G, NP1500SBT3G trades peak single-pulse capacity for superior endurance under standardized 10×360 µs telecom surges; versus SLVU2.8-4, it provides true crowbar action with self-sustaining conduction - critical for protecting analog line interfaces from sustained overvoltages.
Availability
NP1500SBT3G is available at Aetrix Electronics and suitable for central office line cards, xDSL customer premises equipment, and VoIP interface protection requiring stable component supply, RoHS-compliant packaging, and repeatable GR-1089-CORE compliance.
Supply support for NP1500SBT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and logic solutions for automotive, industrial, and communications markets.
The NP Series TSPDs were developed specifically for telecom infrastructure protection, delivering bidirectional, latching surge suppression in compact SMB packages to replace discrete SCR+diode combinations in central office, access network, and CPE equipment.
FAQ
What is the function of NP1500SBT3G in a telecom line interface?
NP1500SBT3G functions as a bidirectional thyristor surge protector that triggers into low-impedance conduction when line voltage exceeds 180 V in either polarity, diverting surge current away from sensitive analog components. Its 150 mA holding current ensures sustained clamping until the transient decays, and its 4.0 V on-state voltage limits power dissipation during conduction. NP1500SBT3G is commonly used across tip/ring pairs in DSLAMs and VoIP gateways.
Does NP1500SBT3G require a gate trigger signal to operate?
No, NP1500SBT3G is a gateless, voltage-triggered thyristor device. It relies solely on the applied voltage across MT1 and MT2 exceeding its breakover voltage (VBO = 180 V) to initiate conduction - no external control signal or biasing is needed. This simplifies circuit design and improves reliability in telecom surge protection applications where NP1500SBT3G serves as a passive crowbar element.
What surge standards does NP1500SBT3G meet?
NP1500SBT3G meets GR-1089-CORE (75 A pk, 10×360 µs), IEC 61000-4-5 (10×700 µs, 75 A pk), ITU-T K.20/K.21 (75 A pk, 10×700 µs), and TIA-968-A (90 A pk, 10×160 µs). Its bidirectional architecture and specified surge ratings make NP1500SBT3G suitable for certified telecom equipment requiring compliance with multiple international immunity standards.
Can NP1500SBT3G be used in DC power line protection?
NP1500SBT3G is not recommended for standalone DC power rail protection because its 140 V VDRM and 180 V VBO exceed typical DC bus voltages, and its 150 mA holding current may prevent natural turn-off if load current remains above threshold. It is engineered for AC-coupled telecom line protection where current naturally crosses zero. For DC systems, NP1500SBT3G must be paired with series impedance or current-limiting circuitry to ensure reliable reset.
What is the thermal resistance of NP1500SBT3G and how does it affect layout?
NP1500SBT3G has a junction-to-ambient thermal resistance (RθJA) of 90 °C/W on a standard FR4 PCB (3″×4.5″, 2 oz copper). This means each watt of surge power dissipated results in a 90°C temperature rise at the die. To maintain reliability under repeated surges, designers must provide adequate copper pour around the SMB pads and avoid routing heat-sensitive components nearby. NP1500SBT3G's thermal profile directly impacts its surge repetition rate capability in real-world deployments.
NP1500SBT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 180V
- Voltage - Off State:
- 140V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 70pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP1500SBT3G FAQ
1.How can I place an order for NP1500SBT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP1500SBT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP1500SBT3G reliable?
The price and inventory of NP1500SBT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP1500SBT3G is usually 5 days.
3.What payment methods are accepted for NP1500SBT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP1500SBT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP1500SBT3G?
NP1500SBT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP1500SBT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP1500SBT3G?
For technical support, including NP1500SBT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP1500SBT3G requirements.
6.How does Aetrix verify that NP1500SBT3G is sourced from the original manufacturer or authorized distributors?
All NP1500SBT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP1500SBT3G meets industry standards.
7.What is the process for return or replacement of NP1500SBT3G?
All NP1500SBT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP1500SBT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP1500SBT3G part is unused and in its original packaging.
Return procedure for NP1500SBT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP1500SBT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

