onsemi NP2100SAT3G
- Part No.:
- NP2100SAT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP2100SAT3G.pdf
- Description:
- THYRISTOR 180V 50A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:4,989
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP2100SAT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 180 V peak off-state voltage (VDRM), 240 V breakover voltage (VBO), 4.0 V on-state voltage (VT), 150 mA holding current (IH), and supports 500 A(pk) 2×10 µs surge current - deployed in central office and customer premises equipment to meet GR-1089-CORE and ITU-T K.20/21.
For engineers reviewing the NP2100SAT3G datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, SMB package compatibility, 150°C operating junction temperature, low capacitance (37 pF at 1 MHz), and compliance with IEC 61000-4-5 and TIA-968-A surge standards.
Technical Context
The NP2100SAT3G operates as a voltage-triggered silicon-controlled rectifier (SCR) with symmetrical forward/reverse characteristics. Its breakover threshold of 240 V ensures precise clamping before downstream IC damage, while the 4.0 V on-state voltage sustains low power dissipation during crowbar conduction.
It exhibits 5.0 kV/µs critical dv/dt rating and 500 A/µs di/dt capability, enabling robust response to fast-rising transients without false triggering. Thermal resistance of 90°C/W (Junction-to-Ambient, FR4 PCB) supports reliable operation under repeated surge events in unheatsinked layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 180 V - Maximum continuous off-state voltage both polarities; defines safe operating window before clamping. |
| VBO | 240 V - Symmetrical breakover voltage; triggers crowbar action to shunt surge energy. |
| VT | 4.0 V - Low on-state voltage at 1.0 A(pk); minimizes power loss and thermal stress during clamping. |
| IH | 150 mA - Holding current required to sustain conduction after trigger; ensures reliable latching until surge decays. |
| CO | 37 pF - Capacitance at 1 MHz / 2 Vdc bias; enables minimal signal distortion in high-speed telecom lines. |
| TJ Range | −40°C to +150°C - Extended junction temperature range supports deployment in uncontrolled environments like outdoor DSLAMs. |
| Surge Rating | 500 A(pk), 2×10 µs waveform - Meets GR-1089-CORE Level C requirements for central office protection. |
Pinout & Package
SMB package (JEDEC DO-214AA, Case 403C), surface-mount, bidirectional two-terminal device. No internal control pin - MT1 and MT2 are symmetrical main terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Main Terminal 1 | AC-coupled line terminal; interchangeable with MT2 due to bidirectional symmetry. |
| MT2 | Main Terminal 2 | AC-coupled line terminal; identical electrical behavior to MT1; no polarity assignment required. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar action | Clamps overvoltage in both polarities without external circuitry - eliminates need for back-to-back diac/SCR pairs. |
| Pb-free, RoHS-compliant SMB package | DO-214AA footprint enables drop-in replacement in legacy telecom designs with standard reflow profiles. |
| Low 37 pF capacitance | Preserves signal integrity on xDSL, T1/E1, and ISDN lines up to 2 MHz without bandwidth limiting. |
| 150°C max operating temperature | Supports placement near heat-generating line drivers or transformers in compact access equipment. |
| GR-1089-CORE Level C certified | Validated for central office deployment where 500 A(pk) 2×10 µs surge immunity is mandated. |
Applications
| DSL Line Interface Protection | ISDN BRI Protection |
|---|---|
|
Use Scenario: Protects ADSL/VDSL line interface ICs (e.g., LMX2531, SLICs) from lightning-induced surges on twisted-pair copper lines. IC Role / Device Role / Timing Role: Bidirectional crowbar clamping device placed between line transformer secondary and codec input. Use Value: 180 V VDRM allows normal line voltage swing while 240 V VBO triggers before codec breakdown (typically <200 V). |
Use Scenario: Shields ISDN basic rate interface (BRI) S/T bus transceivers from induced transients in building wiring. IC Role / Device Role / Timing Role: Primary overvoltage shunt across differential S/T pair, upstream of line termination resistor network. Use Value: 37 pF capacitance avoids degrading 144 kbps BRI signal rise/fall times; 4.0 V VT limits clamp power dissipation during 10x160 µs surges. |
| Central Office Line Card | Customer Premises Equipment (CPE) |
|
Use Scenario: Integrated into carrier-grade line cards handling 24+ POTS/DSL lines per board, requiring GR-1089-CORE Level C compliance. IC Role / Device Role / Timing Role: First-stage transient suppressor on each line, coordinated with downstream MOVs and gas discharge tubes. Use Value: 500 A(pk) 2×10 µs rating meets Level C requirement; SMB footprint enables high-density layout with automated placement. |
Use Scenario: Used in residential DSL modems, VoIP gateways, and home routers exposed to indirect lightning surges via telephone line entry. IC Role / Device Role / Timing Role: Standalone surge protector bridging tip/ring lines before isolation transformer or line driver IC. Use Value: −40°C to +150°C operating range ensures reliability in non-temperature-controlled enclosures; RoHS compliance supports global market access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP2100SBT3G | Same electrical specs, different marking code (210B vs. 210A); identical SMB package and surge ratings. | No functional difference; used interchangeably in same PCB footprint and design. | Select based on distributor stock availability; electrically and mechanically identical to NP2100SAT3G. |
| NP2100SCT3G | Same VDRM, VBO, VT, IH, and package; differs only in date-code marking (210C) and reel packaging variant. | No impact on circuit performance or layout; all three variants (A/B/C) share identical surge test data and thermal specs. | Preferred for volume procurement where tape-and-reel configuration (C variant) aligns with SMT line setup. |
Compared with NP2100SBT3G and NP2100SCT3G, the NP2100SAT3G offers identical protection performance and SMB mounting but is distinguished by its "210A" top-side marking and standard 2500-unit tape-and-reel shipping configuration - making it the default reference variant for schematic symbol and BOM designation.
Availability
NP2100SAT3G is available at Aetrix Electronics and suitable for DSL line interface protection, ISDN BRI circuits, and central office line card designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant surge suppression.
Supply support for NP2100SAT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.
The NP Series TSPDs were engineered specifically for telecom infrastructure protection - delivering bidirectional, low-capacitance, high-surge-current clamping in standardized surface-mount packages for central office, access network, and CPE applications.
FAQ
What is the primary function of the NP2100SAT3G in a telecom circuit?
The NP2100SAT3G functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device - remaining high-impedance under normal operating voltage (up to 180 V VDRM) and rapidly switching to low-impedance conduction when voltage exceeds 240 V (VBO). This diverts surge current away from sensitive downstream components such as line drivers or codecs. The NP2100SAT3G is rated for 500 A(pk) 2×10 µs surges and maintains this behavior symmetrically across both polarities.
Does the NP2100SAT3G require a gate drive or external trigger circuit?
No, the NP2100SAT3G is a gateless, voltage-triggered device - it requires no external bias, control signal, or gate drive. Conduction initiates solely when the voltage across MT1–MT2 exceeds the breakover threshold (240 V) in either polarity. Once triggered, it latches "on" until current falls below the 150 mA holding current (IH). This self-triggering behavior makes the NP2100SAT3G ideal for passive, fail-safe surge protection without supporting active circuitry.
Can the NP2100SAT3G be used in DC applications?
The NP2100SAT3G is optimized for AC-coupled telecom line protection and is not recommended for pure DC bus protection. Its bidirectional symmetry and specified surge waveforms (e.g., 10×160 µs, 2×10 µs) assume alternating polarity transients. In DC systems, sustained overvoltage could cause uncontrolled latch-up if load current remains above 150 mA, preventing natural commutation. For DC applications, discrete TVS diodes or dedicated DC-rated TSPDs with asymmetric or unidirectional characteristics are preferred over the NP2100SAT3G.
What is the thermal derating behavior of the NP2100SAT3G at elevated ambient temperatures?
The NP2100SAT3G has a maximum junction temperature of +150°C and a thermal resistance of 90°C/W (Junction-to-Ambient, FR4 PCB). At ambient temperatures above 75°C, the allowable surge duty cycle must be reduced to prevent cumulative heating - for example, repeated 500 A surges at 1 Hz require heatsinking or airflow beyond the standard JEDEC test board. Derating curves are provided in the official NP0640S/D datasheet; the NP2100SAT3G shares identical thermal specifications with other NP Series devices.
How does the 37 pF capacitance of the NP2100SAT3G affect high-speed data lines?
The 37 pF capacitance of the NP2100SAT3G (measured at 1 MHz, 2 Vdc bias) introduces negligible insertion loss on xDSL, ISDN, and T1/E1 lines - for example, at 2 MHz, capacitive reactance is ~2.1 kΩ, which is >100× higher than typical line impedances (100–120 Ω). This ensures minimal signal attenuation or phase shift. However, in >10 MHz applications (e.g., VDSL2 vectoring), additional filtering or layout optimization may be needed, as the NP2100SAT3G's capacitance is fixed and not tunable.
NP2100SAT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 240V
- Voltage - Off State:
- 180V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 37pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP2100SAT3G FAQ
1.How can I place an order for NP2100SAT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP2100SAT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP2100SAT3G reliable?
The price and inventory of NP2100SAT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP2100SAT3G is usually 5 days.
3.What payment methods are accepted for NP2100SAT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP2100SAT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP2100SAT3G?
NP2100SAT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP2100SAT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP2100SAT3G?
For technical support, including NP2100SAT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP2100SAT3G requirements.
6.How does Aetrix verify that NP2100SAT3G is sourced from the original manufacturer or authorized distributors?
All NP2100SAT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP2100SAT3G meets industry standards.
7.What is the process for return or replacement of NP2100SAT3G?
All NP2100SAT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP2100SAT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP2100SAT3G part is unused and in its original packaging.
Return procedure for NP2100SAT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP2100SAT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

