My Inquiry
My Account
onsemi NP2100SBMCT3G
- Part No.:
- NP2100SBMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP2100SBMCT3G.pdf
- Description:
- THYRISTOR 180V 250A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:7,715
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP2100SBMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±180 V repetitive peak off-state voltage (VDRM), ±240 V breakover voltage (V(BO)), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in high-speed data lines.
For engineers reviewing the NP2100SBMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for precise overvoltage threshold control, minimal signal distortion in broadband transmission, compliance with GR-1089-CORE and ITU-T K.20/K.21, and robust 150 A non-repetitive surge current handling per 10×1000 µs waveform.
Technical Context
The NP2100SBMCT3G operates as a bidirectional crowbar-type protector, switching from high-impedance open-circuit state to low-impedance short-circuit state when transient voltage exceeds ±240 V. Its silicon thyristor structure ensures symmetrical clamping behavior across both polarities without external biasing.
It maintains ultra-low 23 pF off-state capacitance up to 50 Vdc bias, preserving signal integrity in >10 Mbps DSL and E1 (2.048 Mbps) systems. Thermal resistance is 90 °C/W (junction-to-ambient, FR4 PCB), supporting continuous operation from −40 °C to +150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±180 V - Maximum continuous line voltage the device withstands without triggering; must exceed system peak operating voltage (e.g., 150 Vrms ring voltage = ~212 Vpk). |
| V(BO) | ±240 V - Guaranteed maximum clamping voltage seen by protected circuit; sets hard upper limit for transient suppression. |
| Co | 23 pF - Ultra-low off-state capacitance at 1 MHz/2 Vdc; enables minimal insertion loss and phase distortion in high-frequency telecom lines. |
| VT | 4 V - Low on-state voltage at 2.2 A pulse; minimizes power dissipation during surge conduction and supports high IPPS capability in SMB package. |
| IH | 150 mA - Minimum current required to sustain conduction; ensures automatic recovery to open state after surge decay below this threshold. |
| IDRM | 5 µA - Off-state leakage at rated VDRM; ensures transparency during normal operation with negligible DC loading on line interface. |
| IPPS7 | 50 A - Non-repetitive peak impulse current for 10×1000 µs waveform; defines surge immunity level per Telcordia GR-1089-CORE Class B. |
Pinout & Package
NP2100SBMCT3G uses the SMB (DO-214AA, Case 403C) surface-mount package - a bidirectional two-terminal device with no polarity marking; terminals are symmetric and interchangeable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (Terminals 1 & 2) | Bidirectional surge path | Identical, interchangeable terminals; conducts surge current to ground regardless of polarity - no orientation required during placement. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF ensures <0.1 dB insertion loss at 2 MHz and preserves eye diagram integrity in ADSL2+ and E1 applications. |
| Pb-free, RoHS-compliant packaging | SMB package with matte tin lead finish meets JEDEC J-STD-020 reflow profiles and eliminates lead contamination risk in telecom infrastructure. |
| Precise symmetrical breakover voltage | ±240 V tolerance ensures consistent clamping across both polarities - critical for balanced T1/E1 differential pairs and xDSL tip/ring protection. |
| Low on-state voltage | 4 V at 2.2 A enables efficient energy shunting with <10 W instantaneous power dissipation during 10×1000 µs surges. |
| High surge current rating | 50 A (10×1000 µs) supports GR-1089-CORE Level B compliance without external series impedance. |
Applications
| xDSL Central Office Line Card | T1/E1 Data Interface Protection |
|---|---|
Use Scenario: Protects ADSL2+ line drivers and receivers on central office DSLAM cards against lightning-induced surges on copper loops up to 5 km. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed across tip/ring pair upstream of SLIC and line transformer. Use Value: 23 pF capacitance prevents high-frequency attenuation; ±240 V V(BO) clamps transients before SLIC's 260 V absolute max rating is exceeded. | Use Scenario: Shields E1 framer ICs and transformer-coupled transceivers in telecom access nodes from induced surges on 120 Ω balanced lines. IC Role / Device Role / Timing Role: Primary overvoltage clamp on each leg of the differential E1 interface, referenced to chassis ground. Use Value: Symmetrical ±180 V VDRM accommodates ±130 V common-mode ringing; 50 A IPPS handles worst-case GR-1089 10×1000 µs surges without degradation. |
| Broadband Access Gateway | VoIP Terminal Equipment |
Use Scenario: Integrated into residential gateway PCBs to protect embedded xDSL PHYs and POTS splitters from secondary surges entering via telephone line input. IC Role / Device Role / Timing Role: First-stage protector between RJ-11 jack and internal line interface IC, mounted adjacent to connector. Use Value: SMB footprint allows compact layout; 150 mA IH ensures automatic reset after surge, avoiding latch-up that would disable voice service. | Use Scenario: Safeguards VoIP ATA (Analog Telephone Adapter) line-side circuitry against accidental AC power cross and induced transients on PSTN lines. IC Role / Device Role / Timing Role: Standalone TSPD bridging tip/ring before hybrid circuit and codec, with no series resistance. Use Value: 4 V VT limits let-through energy during clamping; 5 µA IDRM prevents DC offset or battery drain on POTS line under idle conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP2100SCMC | Same electrical specs, but in SMC (DO-214AB) package - 5.3 mm × 4.6 mm vs. SMB's 4.6 mm × 3.9 mm. | Requires larger PCB area and higher thermal mass; suitable where higher surge margin or manual assembly is preferred. | Select NP2100SCMC only if board space allows larger footprint and higher IPPS margin (75 A vs. 50 A) is needed for Class C GR-1089 compliance. |
| SLVU2.8-4 | Unidirectional TVS diode array (2.8 V working voltage); 12 pF typical capacitance but lower surge rating (30 A, 8×20 µs). | Lacks crowbar latching behavior; resets instantly but offers no hold-current–governed recovery - unsuitable for sustained overvoltage events. | Choose SLVU2.8-4 only for low-voltage DC data lines (e.g., USB, Ethernet PHY) where sub-3 V clamping is mandatory and telecom-grade surge immunity is not required. |
Compared with NP2100SCMC, NP2100SBMCT3G offers identical protection thresholds in a smaller SMB package optimized for high-density telecom line cards; versus SLVU2.8-4, it provides true bidirectional crowbar action with controlled recovery timing - essential for AC-coupled telecom interfaces where sustained fault clearing is required.
Availability
NP2100SBMCT3G is available at Aetrix Electronics and suitable for xDSL central office equipment, T1/E1 interface modules, and broadband access gateways requiring stable component supply, long-term lifecycle support, and RoHS-compliant surge protection.
Supply support for NP2100SBMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series - including NP2100SBMCT3G - was engineered specifically for telecom line protection, delivering ultra-low capacitance and precise bidirectional clamping to meet GR-1089-CORE, ITU-T K.20/K.21, and FCC Part 68 requirements.
FAQ
What is the exact VDRM rating of NP2100SBMCT3G and how does it relate to system voltage?
The NP2100SBMCT3G has a guaranteed repetitive peak off-state voltage (VDRM) of ±180 V. This means it remains fully blocking - with leakage ≤5 µA - under continuous sinusoidal or DC voltages up to ±180 V. For proper design, VDRM must exceed the peak value of the system's maximum operating voltage (e.g., 150 Vrms ringing = ~212 Vpk); therefore, NP2100SBMCT3G is best suited for systems with peak line voltages ≤180 V, such as certain E1 implementations or low-voltage xDSL variants. Higher-voltage systems require NP2300SBMCT3G (±190 V) or above.
Does NP2100SBMCT3G have polarity markings or directional installation requirements?
No, NP2100SBMCT3G is a fully bidirectional device with symmetrical terminal construction. Its SMB package contains two identical, interchangeable terminals - no anode/cathode distinction or polarity marking exists. The device clamps equally for positive and negative transients, making it ideal for tip/ring protection in telecom lines. PCB layout requires no orientation check; either terminal may connect to tip or ring without functional impact.
What is the significance of the "23 pF" off-state capacitance specification for NP2100SBMCT3G?
The 23 pF off-state capacitance (measured at 1 MHz, 2 Vdc bias) directly determines high-frequency signal integrity in broadband applications. At 2 MHz (E1 bandwidth edge), this value contributes <0.1 dB insertion loss and negligible group delay - preserving eye opening and bit-error-rate performance. In ADSL2+, it avoids resonant peaking with line impedance and maintains return loss >20 dB up to 2.2 MHz. This ultra-low Co is achieved via optimized thyristor geometry and distinguishes NP2100SBMCT3G from higher-capacitance MOVs or unidirectional TVS diodes.
How does the 150 mA holding current (IH) affect circuit recovery after a surge event?
The 150 mA holding current (IH) defines the minimum current required to keep NP2100SBMCT3G in its low-impedance on-state. Once surge current decays below this threshold - typically within microseconds after transient collapse - the device automatically returns to its high-impedance off-state, restoring normal line operation without manual reset. This self-resetting behavior prevents latch-up and ensures service continuity. Designers must verify that steady-state line current (e.g., from SLIC bias or phantom power) stays well below 150 mA to avoid unintended sustained conduction.
Is NP2100SBMCT3G compliant with GR-1089-CORE and what surge levels does it support?
Yes, NP2100SBMCT3G is explicitly qualified to GR-1089-CORE for telecommunications equipment. Per the datasheet, it supports 50 A peak impulse current (IPPS7) under the 10×1000 µs waveform - meeting GR-1089-CORE Level B requirements. It also satisfies ITU-T K.20/K.21 immunity tests (10×700 µs, 75 A), FCC Part 68, UL 1950, and EN 60950. Its ±240 V V(BO) ensures protected circuits never experience overvoltage beyond this threshold, satisfying the standard's clamping voltage limits for Class B installations.
NP2100SBMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 240V
- Voltage - Off State:
- 180V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 250 A
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 29pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP2100SBMCT3G FAQ
1.How can I place an order for NP2100SBMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP2100SBMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP2100SBMCT3G reliable?
The price and inventory of NP2100SBMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP2100SBMCT3G is usually 5 days.
3.What payment methods are accepted for NP2100SBMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP2100SBMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP2100SBMCT3G?
NP2100SBMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP2100SBMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP2100SBMCT3G?
For technical support, including NP2100SBMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP2100SBMCT3G requirements.
6.How does Aetrix verify that NP2100SBMCT3G is sourced from the original manufacturer or authorized distributors?
All NP2100SBMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP2100SBMCT3G meets industry standards.
7.What is the process for return or replacement of NP2100SBMCT3G?
All NP2100SBMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP2100SBMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP2100SBMCT3G part is unused and in its original packaging.
Return procedure for NP2100SBMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP2100SBMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
