My Inquiry
My Account
onsemi NP2100SCMCT3G
- Part No.:
- NP2100SCMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP2100SCMCT3G.pdf
- Description:
- THYRISTOR 180V 400A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:6,275
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP2100SCMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in xDSL and T1/E1 interfaces. It features ±180 V repetitive peak off-state voltage (VDRM), ±240 V breakover voltage (VBO), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling low-distortion transient clamping in high-speed data lines.
For engineers reviewing the NP2100SCMCT3G datasheet, pinout, applications, or equivalent options, this device is selected for GR-1089-CORE and ITU-T K.20/K.21-compliant telecom surge protection where micro-capacitance, precise turn-on voltage, and high surge current capability are critical to signal integrity and regulatory compliance.
Technical Context
The NP2100SCMCT3G operates as a crowbar-type protector: it remains high-impedance (open-circuit) during normal operation (IDRM ≤ 5 µA at VDRM), then switches to low-impedance (short-circuit) when transient voltage exceeds VBO, shunting surge energy to ground. Its bidirectional architecture supports AC-coupled telecom lines without polarity constraints.
It delivers 150 A peak non-repetitive surge current (IPPS1, 2×10 µs waveform) and maintains <23 pF differential capacitance across 0–50 V bias, ensuring minimal signal attenuation and phase distortion in broadband applications up to 10+ Mbps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±180 V - maximum continuous AC/DC line voltage the device blocks without triggering, suitable for 150 VRMS ring signals (212 VPEAK) plus margin |
| VBO | ±240 V - guaranteed maximum clamping voltage seen by protected circuit during surge, below typical SLIC or coupling capacitor failure thresholds |
| CO | 23 pF - ultra-low off-state capacitance at 1 MHz/2 VDC, preserving signal integrity in ADSL/T1/E1 channels with minimal insertion loss |
| VT | 4 V - low on-state voltage at 2.2 A peak, minimizing power dissipation and thermal stress during 150 A surges |
| IH | 150 mA - minimum current required to sustain conduction; ensures automatic recovery after surge if system load current drops below this level |
| IPPS1 | 150 A - non-repetitive peak surge current rating for 2×10 µs double-exponential waveform, meeting GR-1089-CORE Category A requirements |
| di/dt | ±500 A/µs - critical rate-of-rise immunity, preventing false triggering from fast transients while maintaining robust turn-on response |
Pinout & Package
NP2100SCMCT3G is housed in an SMB (DO-214AA, Case 403C) surface-mount package with two terminals: Cathode (K) and Anode (A). The device is bidirectional; terminal polarity is not functional but must match PCB layout orientation per marking diagram (AYWW xxxxM).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge current entry point (either polarity) | Connects to protected line (Tip/Ring); bidirectional symmetry allows same footprint for both line positions |
| Cathode (K) | Surge current exit path to ground | Must be routed to low-inductance earth/chassis ground; shared ground return with protected IC's GND improves clamping efficiency |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF enables use in >10 Mbps xDSL and E1 (2.048 Mbps) systems without equalization penalty or bandwidth reduction |
| Precise bidirectional breakover voltage | ±240 V tolerance ensures consistent clamping across polarity reversals in AC-coupled telecom lines |
| Low leakage transparency | IDRM ≤ 5 µA at ±180 V guarantees no DC loading or signal degradation during normal operation |
| High surge current capability | 150 A (2×10 µs) meets GR-1089-CORE Category A and ITU-T K.20 Class B requirements without external current limiting |
| Pb-free, RoHS-compliant packaging | SMB (DO-214AA) footprint supports automated reflow assembly and complies with environmental directives for telecom infrastructure |
Applications
| ADSL Central Office Line Card | T1/E1 Data Interface Protection |
|---|---|
Use Scenario: Protecting DSLAM line cards from lightning-induced surges on copper subscriber loops carrying simultaneous voice and broadband data. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed between tip/ring and SLIC interface, clamping transients before they reach analog front-end components. Use Value: 23 pF capacitance prevents high-frequency signal loss in downstream/upstream bands (up to 2.2 MHz), preserving ADSL2+ spectral efficiency and SNR margin. | Use Scenario: Safeguarding T1/E1 framer and line driver ICs in telecom access equipment exposed to induced surges on long-haul balanced pairs. IC Role / Device Role / Timing Role: Primary overvoltage clamp on each differential pair, operating symmetrically across ±150 VPEAK signaling envelopes. Use Value: ±240 V VBO ensures clamping occurs below the 275 V absolute maximum rating of common T1 line drivers, preventing latch-up or permanent damage. |
| GR-1089-CORE Compliant Equipment | ITU-T K.20/K.21 Protected Interfaces |
Use Scenario: Meeting NEBS Level 3 surge immunity requirements for central office and remote terminal installations subject to lightning and power cross events. IC Role / Device Role / Timing Role: Certified surge suppression element validated for 150 A (2×10 µs), 100 A (10×160 µs), and 75 A (10×360 µs) waveforms per GR-1089-CORE Table 4-1. Use Value: Single-device compliance eliminates need for multi-stage protection, reducing BOM count and PCB area versus TVS + GDT solutions. | Use Scenario: Deploying in customer premises equipment (CPE) such as ISDN NT1s or VoIP gateways requiring interoperability with global PSTN networks. IC Role / Device Role / Timing Role: Standardized protection component referenced in ITU-T K.20 Annex A and K.21 Table 1 for metallic telecommunication line interfaces. Use Value: Guaranteed ±240 V VBO and 23 pF CO satisfy K.21 Class B limits for "equipment connected to metallic lines" without derating or test uncertainty margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP2100SCMC | Same electrical specs and SMB package; differs only in tape-and-reel quantity (1500 vs. 2500 units per reel) and marking format (no 'T3G' suffix) | No functional difference; used interchangeably in production where reel size or traceability requirements vary | Select NP2100SCMC for legacy BOMs or smaller batch builds; NP2100SCMCT3G preferred for high-volume automated assembly with standard 2500-unit reels |
| SM15T22A | Unidirectional 22 V TVS diode (SMB), 15 kW peak power, 350 pF capacitance - lacks bidirectionality and micro-capacitance | Only suitable for DC-biased or single-polarity protection; incompatible with AC-coupled telecom lines due to polarity sensitivity and excessive capacitance | Use only if protecting low-speed, unidirectional signals where capacitance >300 pF is acceptable and VDRM <22 V suffices |
Compared with NP2100SCMC, the NP2100SCMCT3G offers identical protection performance with optimized logistics for SMT line feeders. Against SM15T22A, it provides true bidirectional clamping and 15× lower capacitance - essential for maintaining signal fidelity in broadband telecom interfaces.
Availability
NP2100SCMCT3G is available at Aetrix Electronics and suitable for xDSL central office line cards, T1/E1 data interface protection, and GR-1089-CORE compliant telecom equipment requiring stable component supply and long-term lifecycle support.
Supply support for NP2100SCMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series, including NP2100SCMCT3G, was engineered specifically for telecom line protection - delivering ultra-low capacitance, precise bidirectional clamping, and regulatory compliance in compact SMB packages for DSL, T1/E1, and VoIP infrastructure.
FAQ
What is the maximum continuous operating voltage for NP2100SCMCT3G?
The NP2100SCMCT3G has a repetitive peak off-state voltage (VDRM) of ±180 V, meaning it can continuously block up to 180 V in either polarity without triggering. This rating applies under DC or repetitive AC conditions at TA = 25°C and ensures reliable open-circuit behavior during normal operation of telecom lines such as 150 VRMS ringing signals. Exceeding this voltage risks unintended conduction.
Does NP2100SCMCT3G require external current limiting resistors in series?
No, the NP2100SCMCT3G does not require external series current limiting for its rated surge waveforms (e.g., 150 A, 2×10 µs), thanks to its low on-state voltage (4 V) and high di/dt immunity (±500 A/µs). However, in circuits with very low source impedance or where sustained fault currents exceed 150 mA, a series resistor may be needed to ensure the device recovers (IH = 150 mA) after the surge passes. Design validation per IEC 61000-4-5 is recommended.
How does the 23 pF capacitance of NP2100SCMCT3G impact ADSL signal integrity?
The 23 pF off-state capacitance of NP2100SCMCT3G introduces negligible insertion loss (<0.5 dB) and group delay variation across ADSL2+ frequency bands (up to 2.2 MHz), preserving bit error rate and achievable data rates. Unlike higher-capacitance protectors (>100 pF), it avoids resonant peaking near 1–2 MHz that degrades upstream SNR - a key reason NP2100SCMCT3G is specified in DSLAM reference designs.
Is NP2100SCMCT3G certified to meet ITU-T K.20 and K.21 standards?
Yes, the NP2100SCMCT3G is explicitly designed and tested to meet ITU-T K.20 (for unprotected locations) and K.21 (for protected locations) requirements. Its ±240 V VBO, 23 pF CO, and 150 A surge capability align with K.21 Class B specifications for metallic line interfaces, and onsemi documentation confirms compliance for the full NPMC Series including NP2100SCMCT3G.
What is the thermal resistance and maximum junction temperature of NP2100SCMCT3G?
The NP2100SCMCT3G has a junction-to-ambient thermal resistance (RθJA) of 90°C/W under JEDEC JESD51-3 conditions (FR4 PCB, 3″×4.5″, 2 oz copper), with a maximum junction temperature (TJ) rating of +150°C. This allows safe operation at full surge ratings in ambient temperatures up to +85°C when mounted on adequate copper pour; derating is required above 75°C ambient for continuous high-current stress.
NP2100SCMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 240V
- Voltage - Off State:
- 180V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 33pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP2100SCMCT3G FAQ
1.How can I place an order for NP2100SCMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP2100SCMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP2100SCMCT3G reliable?
The price and inventory of NP2100SCMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP2100SCMCT3G is usually 5 days.
3.What payment methods are accepted for NP2100SCMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP2100SCMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP2100SCMCT3G?
NP2100SCMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP2100SCMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP2100SCMCT3G?
For technical support, including NP2100SCMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP2100SCMCT3G requirements.
6.How does Aetrix verify that NP2100SCMCT3G is sourced from the original manufacturer or authorized distributors?
All NP2100SCMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP2100SCMCT3G meets industry standards.
7.What is the process for return or replacement of NP2100SCMCT3G?
All NP2100SCMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP2100SCMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP2100SCMCT3G part is unused and in its original packaging.
Return procedure for NP2100SCMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP2100SCMCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
