onsemi NP3100GARLG
- Part No.:
- NP3100GARLG
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-204AC, DO-15, Axial
- Datasheet:
-
NP3100GARLG.pdf
- Description:
- THYRISTOR 275V 50A DO-204AC
- Quantity:
- Payment:

- Shipping:

Inventory:6,306
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP3100GARLG from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage protection in telecom line interfaces. It features 275 V peak off-state voltage (VDRM), 350 V breakover voltage (V(BO)), 4.0 V on-state voltage at 1.0 A, 150 mA holding current, and 40 pF capacitance at 1 MHz - enabling robust crowbar action in central office and customer premises equipment.
For engineers reviewing the NP3100GARLG datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional clamping capability, IEC 61000-4-5 compliance, DO-15 axial package footprint, surge current rating (50 A pk, 10×560 µs), and low capacitance for high-speed line integrity.
Technical Context
NP3100GARLG operates as a voltage-triggered crowbar device with symmetrical bidirectional conduction. Its breakover threshold of 350 V (both polarities) initiates latching conduction when transient overvoltage exceeds V(BO), diverting surge energy away from protected circuitry until current falls below 150 mA holding level.
The device sustains 275 V off-state blocking in normal operation and exhibits 40 pF typical capacitance at 1 MHz/2 Vdc bias - critical for minimizing signal distortion on telecom lines. It meets TIA-968-A (50 A, 10×560 µs) and GR-1089-CORE (50 A, 10×1000 µs) surge standards without derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 275 V - maximum repetitive off-state voltage both polarities; defines safe operating window before crowbar activation |
| V(BO) | 350 V - symmetric breakover voltage threshold; triggers latching conduction during positive/negative transients |
| VT | 4.0 V - on-state voltage at 1.0 A peak; determines power dissipation and clamping level during surge event |
| IH | 150 mA - minimum current required to maintain conduction; ensures reliable reset after surge subsides |
| Co | 40 pF - capacitance at 1 MHz/2 Vdc; preserves signal integrity on high-frequency telecom lines |
| IPPS1 | 50 A (10×560 µs) - non-repetitive surge current rating per TIA-968-A; validates protection against lightning-induced surges |
| dv/dt | 5.0 kV/s - critical rate of rise of off-state voltage; prevents false triggering from fast-rising noise |
Pinout & Package
NP3100GARLG uses a DO-15 (Case 59AA) axial lead plastic package with cathode band marking. Leads are unmarked but polarity is denoted by cathode band; MT1 and MT2 terminals are electrically symmetrical for bidirectional operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Anode/Cathode (bidirectional) | Primary current terminal; interchangeable with MT2 due to symmetrical thyristor structure |
| MT2 | Anode/Cathode (bidirectional) | Primary current terminal; interchangeable with MT1; no fixed anode/cathode designation |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar protection | Enables single-device replacement of two back-to-back SCRs or diacs in telecom line interface designs |
| RoHS-compliant lead-free construction | Meets global environmental regulations without compromising surge performance or thermal reliability |
| Low 40 pF capacitance | Minimizes insertion loss and phase distortion on ADSL/VDSL lines up to 30 MHz |
| IEC 61000-4-5 & TIA-968-A compliance | Validated for Level 4 (4 kV) surge immunity testing in telecom infrastructure applications |
Applications
| DSL Line Interface Protection | Central Office Line Card Protection |
|---|---|
Use Scenario: Protecting xDSL transceivers and line drivers from lightning-induced surges on twisted-pair copper loops. IC Role / Device Role / Timing Role: Bidirectional crowbar device placed across line pair (tip/ring) to clamp transients above 350 V. Use Value: Prevents damage to sensitive analog front-end ICs while maintaining <40 pF loading for broadband signal fidelity. | Use Scenario: Safeguarding line interface units (LIUs) in carrier-grade DSLAMs against repeated surge events. IC Role / Device Role / Timing Role: Primary overvoltage protector on each subscriber line port, coordinated with gas discharge tubes (GDTs). Use Value: Enables 50 A (10×560 µs) surge handling per line without thermal runaway or parameter drift after multiple strikes. |
| Customer Premises Equipment (CPE) | TDM Voice Line Protection |
Use Scenario: Surge suppression in residential gateways, VoIP adapters, and ISDN NT1 devices connected to PSTN lines. IC Role / Device Role / Timing Role: First-stage protector between line interface transformer and codec IC, rated for GR-1089-CORE compliance. Use Value: Provides fail-safe crowbar action with 150 mA holding current ensuring clean reset after surge clearance. | Use Scenario: Protecting legacy TDM voice circuits (E1/T1) in PBX and channel banks from induced transients. IC Role / Device Role / Timing Role: Bidirectional voltage-triggered switch across balanced 120 Ω line pair to shunt energy during overvoltage. Use Value: Delivers 275 V VDRM blocking margin and 350 V symmetric V(BO) for predictable, polarity-agnostic clamping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP3100GBRLG | Identical electrical specs; differs only in date code marking (B-series vs A-series work week) | No functional difference; same DO-15 package, RoHS compliance, and surge ratings | Select based on inventory availability or traceability requirements |
| P6SMB33CA | Unidirectional TVS diode; 33 V standoff, 53.3 V clamping; no latching behavior or holding current | Suitable only for low-voltage DC rails; cannot replace NP3100GARLG in AC telecom line protection | Use only where lower voltage protection and non-latching response are acceptable |
Compared with NP3100GBRLG, NP3100GARLG offers identical surge protection performance with A-series date coding; compared with P6SMB33CA, it provides bidirectional latching clamping essential for AC-coupled telecom line protection - not achievable with unidirectional TVS diodes.
Availability
NP3100GARLG is available at Aetrix Electronics and suitable for DSL line interface protection, central office line card protection, and customer premises equipment requiring stable component supply and long-term lifecycle support.
Supply support for NP3100GARLG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
NP3100GARLG belongs to the DO-15 NP Series thyristor surge protector family, engineered specifically for bidirectional overvoltage protection in telecom infrastructure - balancing high surge current handling, low capacitance, and regulatory compliance.
FAQ
What is the function of NP3100GARLG in a telecom line protection circuit?
NP3100GARLG functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device. When transient voltage exceeds its 350 V breakover threshold (V(BO)), it latches into low-impedance conduction to divert surge current away from downstream components. It remains conducting until line current drops below its 150 mA holding current (IH), then resets automatically. This behavior protects sensitive analog front-ends in DSL, TDM, and VoIP line interfaces.
Does NP3100GARLG require external triggering or control circuitry?
No, NP3100GARLG is a passive, voltage-triggered device with no gate or control input. It relies solely on intrinsic thyristor physics: conduction initiates spontaneously when applied voltage across MT1–MT2 exceeds 350 V in either polarity. No external bias, timing circuit, or driver is needed - simplifying design and improving reliability in telecom surge protection stages.
What standards does NP3100GARLG meet for telecom surge immunity?
NP3100GARLG is validated for compliance with IEC 61000-4-5 (Level 4, 4 kV), TIA-968-A (50 A, 10×560 µs), GR-1089-CORE (50 A, 10×1000 µs), EN 60950, and UL 1950. These certifications confirm its suitability for central office, access network, and customer premises equipment where standardized surge immunity is mandated for safety and interoperability.
How does the 40 pF capacitance of NP3100GARLG affect high-speed line performance?
The 40 pF typical capacitance of NP3100GARLG at 1 MHz/2 Vdc bias minimizes insertion loss and phase distortion on broadband telecom lines. In ADSL2+ and VDSL2 systems operating up to 30 MHz, this low capacitance preserves signal integrity and maintains return loss >20 dB - critical for achieving full data rates without requiring additional equalization or compensation in the line driver design.
Can NP3100GARLG be used in place of a unidirectional TVS diode like SMAJ33A?
No - NP3100GARLG is fundamentally different from unidirectional TVS diodes such as SMAJ33A. It is a bidirectional, latching thyristor with 275 V off-state blocking and 350 V symmetric breakover, designed for AC telecom lines. SMAJ33A has 33 V standoff and unidirectional clamping; substituting it would cause immediate failure under normal line voltage and provide no protection against negative transients. They are not interchangeable.
NP3100GARLG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-204AC, DO-15, Axial
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 350V
- Voltage - Off State:
- 275V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 40pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- Axial
NP3100GARLG FAQ
1.How can I place an order for NP3100GARLG through Aetrix?
Please submit a Request for Quotation (RFQ) for NP3100GARLG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP3100GARLG reliable?
The price and inventory of NP3100GARLG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP3100GARLG is usually 5 days.
3.What payment methods are accepted for NP3100GARLG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP3100GARLG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP3100GARLG?
NP3100GARLG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP3100GARLG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP3100GARLG?
For technical support, including NP3100GARLG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP3100GARLG requirements.
6.How does Aetrix verify that NP3100GARLG is sourced from the original manufacturer or authorized distributors?
All NP3100GARLG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP3100GARLG meets industry standards.
7.What is the process for return or replacement of NP3100GARLG?
All NP3100GARLG units undergo pre-shipment inspection (PSI). If there is an issue with NP3100GARLG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP3100GARLG part is unused and in its original packaging.
Return procedure for NP3100GARLG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP3100GARLG Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

