onsemi NP3100SBT3G
- Part No.:
- NP3100SBT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP3100SBT3G.pdf
- Description:
- THYRISTOR 275V 80A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:3,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP3100SBT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 275 V peak off-state voltage (VDRM), 350 V breakover voltage (VBO), 4.0 V on-state voltage (VT), 150 mA holding current (IH), and supports 500 A(pk) 10×1000 µs surge current per GR-1089-CORE. It protects central office, access, and customer premises equipment.
For engineers reviewing the NP3100SBT3G datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, SMB package compatibility, compliance with ITU-T K.20/K.21/GR-1089-CORE, thermal resistance of 90 °C/W, and 150 mA holding current ensuring reliable latch-off after surge clearance.
Technical Context
The NP3100SBT3G operates as a voltage-triggered bidirectional crowbar device: it remains high-impedance below 275 V (VDRM) and switches to low-impedance conduction above 350 V (VBO) in either polarity. Its 4.0 V on-state voltage limits power dissipation during clamping, while 150 mA holding current ensures stable latching until fault current drops below threshold.
It delivers 500 A(pk) surge capability under 10×1000 µs waveform per GR-1089-CORE, with critical dv/dt rating of 5.0 kV/s preventing false triggering. Thermal resistance of 90 °C/W (Junction-to-Ambient, FR4 PCB) enables operation from −40 °C to +150 °C without derating in typical telecom board layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 275 V - Maximum continuous reverse/forward blocking voltage before conduction |
| VBO | 350 V - Voltage at which bidirectional breakover occurs, initiating crowbar action |
| VT | 4.0 V - Clamped on-state voltage during surge, limiting power dissipation to ≤4 W at 1 A |
| IH | 150 mA - Minimum current required to maintain conduction; ensures clean reset post-surge |
| IPPS7 | 50 A(pk) - Non-repetitive 10×1000 µs surge current rating per GR-1089-CORE Class C |
| dv/dt | 5.0 kV/s - Minimum rate of voltage rise tolerated without spurious triggering |
| CO | 31 pF - Low capacitance preserves signal integrity in high-speed telecom lines (1 MHz, 2 Vdc bias) |
Pinout & Package
NP3100SBT3G uses the SMB (DO-214AA, Case 403C) surface-mount package: 4.06–4.57 mm length, 3.30–3.81 mm width, 1.90–2.41 mm height, with gull-wing leads optimized for automated assembly and thermal relief on FR4 PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Main Terminal 1 | Anode/cathode terminal for bidirectional conduction; symmetric with MT2 for AC line protection |
| MT2 | Main Terminal 2 | Anode/cathode terminal opposite MT1; interchangeable polarity enables single-device replacement of back-to-back SCRs |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar action | Clamps overvoltage in both polarities without external polarity control, eliminating need for dual-device configurations |
| Low 31 pF capacitance | Minimizes signal distortion and insertion loss in T1/E1, xDSL, and ISDN line interfaces up to 2 MHz |
| GR-1089-CORE & ITU-T K.20/K.21 compliance | Validated for telecom infrastructure use including central office switching systems and DSLAM line cards |
| Pb-free, RoHS-compliant SMB package | Enables lead-free reflow soldering (JEDEC J-STD-020) and meets environmental requirements for global telecom deployments |
Applications
| Digital Subscriber Line (xDSL) Interface | Central Office Line Card Protection |
|---|---|
Use Scenario: Protects ADSL/VDSL transceivers from lightning-induced surges on twisted-pair copper lines. IC Role / Device Role / Timing Role: Bidirectional crowbar device placed between line transformer and PHY IC to shunt >500 V transients. Use Value: 275 V VDRM blocks normal line voltages while 350 V VBO triggers fast clamping, preserving PHY IC reliability. |
Use Scenario: Shields line interface circuits in carrier-grade PSTN switches from induced surges during nearby lightning strikes. IC Role / Device Role / Timing Role: Primary overvoltage protector on tip/ring inputs, operating in parallel with gas discharge tubes for multi-stage protection. Use Value: 50 A(pk) 10×1000 µs surge rating meets GR-1089-CORE Class C requirements for central office environments. |
| Customer Premises Equipment (CPE) | ISDN BRI Interface Protection |
Use Scenario: Integrated into residential DSL modems and VoIP gateways to meet FCC Part 68 and UL 1950 safety standards. IC Role / Device Role / Timing Role: Final-clamp device downstream of primary GDT, providing precise voltage limiting before analog front-end. Use Value: 4.0 V VT limits clamping energy to safe levels for downstream op-amps and codecs, avoiding latch-up. |
Use Scenario: Safeguards ISDN Basic Rate Interface (2B+D) ports against surges from shared telephone lines. IC Role / Device Role / Timing Role: Bidirectional protector across B-channel pairs and D-channel, enabling single-component coverage of all line pairs. Use Value: Symmetric MT1/MT2 terminals eliminate polarity concerns, simplifying layout and reducing BOM count by 50% vs. discrete SCR pairs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP3100SAT3G | Same electrical specs, but marked "031A" and rated for Class A (150 A(pk)) 2×10 µs surge per GR-1089-CORE | Suitable for lower-energy surge environments such as indoor CPE, not outdoor line cards | Select NP3100SAT3G when GR-1089-CORE Class A compliance suffices and cost optimization is prioritized |
| NP3100SCT3G | Identical parameters, marked "031C", qualified for Class C (500 A(pk)) 2×10 µs surge - higher short-duration rating than NP3100SBT3G's 50 A(pk) 10×1000 µs | Better suited for hybrid protection schemes where fast initial clamping precedes slower energy absorption | Choose NP3100SCT3G when system-level testing requires validation against worst-case 2×10 µs waveforms in addition to 10×1000 µs |
Compared with NP3100SAT3G and NP3100SCT3G, the NP3100SBT3G offers balanced performance for medium-duration surges (10×1000 µs), making it optimal for GR-1089-CORE Class B compliance in access network equipment where sustained energy handling matters more than peak amplitude.
Availability
NP3100SBT3G is available at Aetrix Electronics and suitable for digital subscriber line (xDSL) modems, central office line cards, and customer premises equipment requiring stable component supply, RoHS-compliant packaging, and GR-1089-CORE certification.
Supply support for NP3100SBT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NP Series TSPDs were developed specifically for telecom infrastructure protection, delivering bidirectional crowbar action in compact SMB packages to replace dual-SCR designs while meeting stringent ITU-T and GR-1089 regulatory requirements.
FAQ
What is the maximum continuous operating voltage for NP3100SBT3G?
The NP3100SBT3G has a peak off-state voltage (VDRM) of 275 V, meaning it can continuously block up to 275 V in either polarity without conduction. This rating applies at TJ = 25°C and derates slightly at elevated junction temperatures; full derating curves are provided in Figure 4 of the NP0640S/D datasheet. The NP3100SBT3G must not be subjected to sustained voltages exceeding this value in normal operation.
How does NP3100SBT3G differ from NP3100SAT3G and NP3100SCT3G?
The NP3100SBT3G, NP3100SAT3G, and NP3100SCT3G share identical electrical parameters (VDRM, VBO, VT, IH) and SMB packaging, differing only in surge classification marking and tested waveform compliance. NP3100SBT3G is marked "310B" and validated for 50 A(pk) 10×1000 µs (GR-1089-CORE Class B), whereas NP3100SAT3G ("310A") covers Class A and NP3100SCT3G ("310C") covers Class C. The NP3100SBT3G is thus optimized for medium-duration surge events common in access networks.
Can NP3100SBT3G be used in DC circuits?
Yes, the NP3100SBT3G functions in DC applications as a bidirectional crowbar: it remains non-conductive below 275 V and triggers at 350 V in either polarity. However, its 150 mA holding current requires the protected circuit to drop below that threshold to reset - so DC systems must ensure fault current interruption (e.g., via fuse or current-limiting resistor) after triggering. The NP3100SBT3G is commonly deployed in DC-powered telecom line interfaces where this behavior is well-characterized and managed.
What is the thermal resistance of NP3100SBT3G and how does it affect layout?
The NP3100SBT3G has a Junction-to-Ambient thermal resistance (RθJA) of 90 °C/W when mounted on a 3″×4.5″ FR4 PCB with 2 oz copper and 3×3 inch fan-out pattern. This means each watt of clamping power raises junction temperature by 90°C above ambient. To avoid exceeding the +150°C max operating temperature, designers must limit average surge duty cycle and ensure adequate copper area around the SMB pads - the NP3100SBT3G's thermal performance directly impacts reliability in repeated surge events.
Does NP3100SBT3G require a gate trigger or external control circuit?
No, the NP3100SBT3G is a passive, voltage-triggered device with no gate terminal or control input. It relies solely on intrinsic thyristor physics: when voltage across MT1–MT2 exceeds 350 V (VBO) in either direction, it switches to low-impedance conduction without external signals. This self-triggering behavior makes the NP3100SBT3G simple to integrate - no driver ICs, timing circuits, or bias networks are needed, reducing BOM count and layout complexity.
NP3100SBT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 350V
- Voltage - Off State:
- 275V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 47pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP3100SBT3G FAQ
1.How can I place an order for NP3100SBT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP3100SBT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP3100SBT3G reliable?
The price and inventory of NP3100SBT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP3100SBT3G is usually 5 days.
3.What payment methods are accepted for NP3100SBT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP3100SBT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP3100SBT3G?
NP3100SBT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP3100SBT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP3100SBT3G?
For technical support, including NP3100SBT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP3100SBT3G requirements.
6.How does Aetrix verify that NP3100SBT3G is sourced from the original manufacturer or authorized distributors?
All NP3100SBT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP3100SBT3G meets industry standards.
7.What is the process for return or replacement of NP3100SBT3G?
All NP3100SBT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP3100SBT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP3100SBT3G part is unused and in its original packaging.
Return procedure for NP3100SBT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP3100SBT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

