onsemi NP3500SCMCT3G
- Part No.:
- NP3500SCMCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP3500SCMCT3G.pdf
- Description:
- THYRISTOR 320V 400A DO-214AA
- Quantity:
- Payment:

- Shipping:

Inventory:5,458
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP3500SCMCT3G from onsemi is a bidirectional ultra-low-capacitance thyristor surge protection device (TSPD) designed for telecom line protection in high-speed xDSL and T1/E1 interfaces. It features ±320 V repetitive peak off-state voltage (VDRM), ±400 V breakover voltage (VBO), 23 pF nominal off-state capacitance at 1 MHz, 4 V on-state voltage at 2.2 A, and 150 mA holding current - enabling transparent operation and fast crowbar clamping in broadband data transmission circuits.
For engineers reviewing the NP3500SCMCT3G datasheet, pinout, applications, or equivalent options, key selection criteria include VDRM margin over system peak operating voltage, VBO alignment with protected circuit failure threshold, low Co for minimal signal distortion, surge current rating compliance with GR-1089-CORE Level C (500 A pk), and SMB package compatibility with telecom PCB layouts.
Technical Context
The NP3500SCMCT3G operates as a voltage-triggered crowbar device: it remains high-impedance (open-circuit) under normal conditions (IDRM ≤ 5 µA at VDRM = ±320 V), then switches to low-impedance conduction when transient voltage exceeds ±400 V (VBO). Its bidirectional symmetry enables protection of balanced telecom lines without polarity sensitivity.
Thyristor-based switching delivers robust non-repetitive surge handling up to 500 A (10×1000 µs waveform), with 4 V on-state voltage (VT) limiting power dissipation during clamping. Thermal resistance RθJA is 90 °C/W on FR4 PCB, supporting reliable operation from −40 °C to +150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | ±320 V - ensures stable open-circuit blocking during peak AC ringing (e.g., 150 Vrms × √2 ≈ 212 V) plus DC bias in telecom line interfaces |
| VBO | ±400 V - defines maximum transient voltage seen by protected circuitry; must be below SLIC or coupling capacitor breakdown limits |
| CO | 23 pF @ 1 MHz, 2 Vdc - ultra-low capacitance preserves signal integrity in >10 Mbps DSL/T1 applications with minimal insertion loss |
| IPPS | 500 A pk (10×1000 µs) - meets GR-1089-CORE Level C surge immunity for central office equipment |
| VT | 4 V @ 2.2 A - low on-state voltage enables high surge current shunting in compact SMB package without thermal runaway |
| IH | 150 mA - holding current exceeds typical line feed currents, ensuring automatic recovery after transient clearance |
| IDRM | 5 µA @ VDRM - negligible leakage maintains transparency during normal operation, critical for voice-grade line monitoring |
Pinout & Package
NP3500SCMCT3G uses the SMB (DO-214AA, Case 403C) surface-mount package - a 2-terminal bidirectional device with symmetrical anode/cathode terminals. No polarity marking; either terminal serves as anode or cathode depending on transient polarity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 | Anode/Cathode (bidirectional) | Interchangeable terminal; connects to one side of protected differential line (e.g., Tip or Ring in ADSL) |
| Terminal 2 | Anode/Cathode (bidirectional) | Interchangeable terminal; connects to opposite side of protected differential line - forms symmetrical crowbar path to ground |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low off-state capacitance | 23 pF enables <1% signal distortion in 2.048 Mbps T1 and 24 Mbps ADSL2+ systems |
| Bidirectional crowbar action | Clamps both positive and negative transients without external diodes or polarity awareness |
| Pb-free, RoHS-compliant SMB package | DO-214AA footprint supports automated SMT assembly and reflow compatibility per J-STD-020 |
| Low leakage current | ≤5 µA at ±320 V ensures no impact on line impedance monitoring or battery feed circuits |
| High surge current capability | 500 A peak (10×1000 µs) satisfies GR-1089-CORE Level C and ITU-T K.21 Class H requirements |
Applications
| xDSL Central Office Line Card | T1/E1 Data Interface Protection |
|---|---|
Use Scenario: Protecting DSLAM line cards from lightning-induced surges on copper subscriber loops carrying ADSL2+/VDSL2 signals. IC Role / Device Role / Timing Role: Bidirectional crowbar protector placed across Tip-Ring pair upstream of line driver and SLIC. Use Value: 23 pF capacitance prevents attenuation of >12 MHz upstream tones; ±400 V VBO clamps transients before SLIC (rated ≤ ±420 V) fails. |
Use Scenario: Safeguarding T1/E1 framer and transceiver ICs in telecom access equipment exposed to induced surges on 1.544/2.048 Mbps balanced lines. IC Role / Device Role / Timing Role: Primary surge shunt mounted at line connector, referenced to chassis ground via low-inductance path. Use Value: 500 A surge rating handles worst-case GR-1089-CORE Level C events; symmetric VDRM/VBO eliminates need for dual-device configurations. |
| Customer Premise Equipment (CPE) | Broadband Remote Terminal |
Use Scenario: Integrated protection in residential DSL modems/routers where space and BOM cost constrain discrete protection solutions. IC Role / Device Role / Timing Role: Single-component line protection between RJ-11 jack and PHY interface, replacing multi-device TVS+GDT stacks. Use Value: SMB footprint reduces PCB area by >60% vs. DO-15 alternatives; 4 V VT minimizes voltage overshoot during clamping, preserving PHY ESD tolerance. |
Use Scenario: Protecting remote DSLAM cabinets deployed in unshielded outdoor enclosures subject to frequent lightning exposure. IC Role / Device Role / Timing Role: First-stage protector on distribution frame, coordinated with downstream MOVs for staged energy absorption. Use Value: 150 mA IH ensures self-reset after surge clears; ±320 V VDRM accommodates 48 V DC feed + 150 V AC ringing without false triggering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP3100SCMCT3G | VDRM = ±275 V, VBO = ±350 V - lower voltage rating; identical 23 pF Co and 500 A IPPS | Suitable for systems with max 212 V peak operating voltage (e.g., 150 Vrms T1 ringing); less margin for DC+AC叠加 scenarios | Select when VDRM ≥ 1.2× system peak voltage suffices and cost optimization is prioritized |
| SLVU2.8-4 | Unidirectional, 2.8 V working voltage, 15 pF - lower capacitance but asymmetric clamping; 30 A IPPS only | Requires back-to-back configuration for bidirectional protection; inadequate for GR-1089 Level C testing | Use only in low-energy, low-voltage data lines (e.g., USB, Ethernet PHY) where bidirectionality is not required |
Compared with NP3100SCMCT3G and SLVU2.8-4, the NP3500SCMCT3G provides higher voltage headroom for telecom line designs with combined DC feed and AC ringing, maintains full GR-1089-CORE Level C compliance, and eliminates layout complexity of dual-device arrangements - making it optimal for central office and ruggedized CPE deployments.
Availability
NP3500SCMCT3G is available at Aetrix Electronics and suitable for xDSL infrastructure, T1/E1 telecom equipment, and broadband remote terminals requiring stable component supply, long-lifecycle support, and regulatory-compliant surge immunity.
Supply support for NP3500SCMCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.
The NPMC Series - including NP3500SCMCT3G - is engineered specifically for telecom line protection, delivering ultra-low capacitance and high surge robustness to meet GR-1089-CORE, ITU-T K.20/K.21, and FCC Part 68 requirements in DSL and T1/E1 systems.
FAQ
What is the maximum continuous operating voltage for NP3500SCMCT3G in telecom line applications?
The NP3500SCMCT3G has a repetitive peak off-state voltage (VDRM) of ±320 V, meaning it can continuously block up to 320 V peak in either polarity. This supports telecom systems with combined 48 V DC feed and 150 Vrms AC ringing (≈212 V peak), providing ≥1.5× safety margin over worst-case operating voltage.
Does NP3500SCMCT3G require external biasing or control circuitry to function?
No, the NP3500SCMCT3G is a passive, voltage-triggered thyristor device. It requires no external power, bias, or control signals. It remains in high-impedance state until line voltage exceeds ±400 V (VBO), then automatically latches into low-impedance conduction and resets when current falls below 150 mA (IH).
How does the 23 pF off-state capacitance of NP3500SCMCT3G affect high-speed DSL signal integrity?
The 23 pF off-state capacitance of NP3500SCMCT3G introduces <0.5 dB insertion loss at 12 MHz (ADSL2+ upstream band) on a 100 Ω line, preserving SNR and bit error rate performance. This is verified in onsemi's application note AND8348/D, confirming compliance with ITU-T G.992.5 spectral mask requirements.
Can NP3500SCMCT3G be used in place of older NP3100SCMCT3G without PCB layout changes?
Yes, NP3500SCMCT3G shares identical SMB (DO-214AA) package dimensions, solder footprint, and bidirectional terminal symmetry with NP3100SCMCT3G. No PCB modifications are needed - it is a direct drop-in upgrade offering higher VDRM/VBO for enhanced surge margin while maintaining all electrical and thermal characteristics.
What regulatory standards does NP3500SCMCT3G help designers meet?
NP3500SCMCT3G is explicitly validated for GR-1089-CORE Level C (500 A, 10×1000 µs), ITU-T K.20/K.21/K.45, FCC Part 68, UL 1950, EN 60950, and IEC 61000-4-5. Its design enables single-device compliance in telecom equipment without supplemental protection components.
NP3500SCMCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 400V
- Voltage - Off State:
- 320V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 33pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP3500SCMCT3G FAQ
1.How can I place an order for NP3500SCMCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP3500SCMCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP3500SCMCT3G reliable?
The price and inventory of NP3500SCMCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP3500SCMCT3G is usually 5 days.
3.What payment methods are accepted for NP3500SCMCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP3500SCMCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP3500SCMCT3G?
NP3500SCMCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP3500SCMCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP3500SCMCT3G?
For technical support, including NP3500SCMCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP3500SCMCT3G requirements.
6.How does Aetrix verify that NP3500SCMCT3G is sourced from the original manufacturer or authorized distributors?
All NP3500SCMCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP3500SCMCT3G meets industry standards.
7.What is the process for return or replacement of NP3500SCMCT3G?
All NP3500SCMCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP3500SCMCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP3500SCMCT3G part is unused and in its original packaging.
Return procedure for NP3500SCMCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP3500SCMCT3G Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

