My Inquiry
My Account
onsemi NP3500SCT3G
- Part No.:
- NP3500SCT3G
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NP3500SCT3G.pdf
- Description:
- THYRISTOR 320V 100A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:5,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NP3500SCT3G from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage protection in telecom line interfaces. It features 320 V peak off-state voltage (VDRM), 400 V breakover voltage (VBO), 4.0 V on-state voltage (VT), 150 mA holding current (IH), and supports 500 A(pk) non-repetitive surge current under 10×1000 µs waveform - deployed in central office, access, and customer premises equipment.
For engineers reviewing the NP3500SCT3G datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, GR-1089-CORE/IEC 61000-4-5 compliance, SMB package thermal resistance (90 °C/W), and 28 pF typical capacitance at 1 MHz - critical for protecting analog/digital telephony circuits without signal distortion.
Technical Context
The NP3500SCT3G operates as a voltage-triggered crowbar device: when transient voltage exceeds 400 V (VBO) in either polarity, it latches into low-impedance conduction until current falls below 150 mA (IH). Its 4.0 V on-state voltage ensures minimal power dissipation during clamping at 2.2 A (IT).
It meets stringent telecom surge standards including GR-1089-CORE (2×10 µs, 500 A(pk)), ITU-T K.20/21 (10×700 µs, 200 A(pk)), and IEC 61000-4-5 (10×1000 µs, 100 A(pk)). The 5.0 kV/µs critical dv/dt rating prevents false triggering under fast-rising noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 320 V - maximum continuous reverse/forward blocking voltage before conduction |
| VBO | 400 V - symmetric breakover voltage threshold initiating crowbar action in both polarities |
| VT | 4.0 V - low on-state voltage limits power loss and heating during surge clamping at 1.0 A(pk) |
| IH | 150 mA - minimum current required to maintain conduction after triggering; defines reset threshold |
| CO | 28 pF - low junction capacitance preserves signal integrity in high-speed telephony lines (1 MHz, 2 Vdc bias) |
| dv/dt | 5.0 kV/µs - minimum rate of voltage rise that avoids spurious turn-on during EMI transients |
| TJ | −40 to +150 °C - extended operating temperature range enables deployment in uncontrolled telecom enclosures |
Pinout & Package
NP3500SCT3G uses the SMB (DO-214AA, Case 403C) surface-mount package with two terminals: MT1 and MT2. This bidirectional configuration eliminates polarity sensitivity and supports placement in AC-coupled telecom paths without orientation constraints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Anode/Cathode (bidirectional) | Either terminal serves as anode or cathode depending on instantaneous voltage polarity; no fixed polarity assignment |
| MT2 | Anode/Cathode (bidirectional) | Complementary terminal to MT1; forms symmetrical crowbar path across protected line pair |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar protection | Single-device replacement for back-to-back diac or dual-TVS solutions; reduces PCB area by >40% vs discrete alternatives |
| GR-1089-CORE & IEC 61000-4-5 compliance | Validated for 500 A(pk) (2×10 µs) and 100 A(pk) (10×1000 µs) surges - meets Tier 3 telecom infrastructure requirements |
| Low 28 pF junction capacitance | Minimizes insertion loss and phase distortion in voice-band (300–3400 Hz) and DSL signals up to 2.2 MHz |
| Pb-free, RoHS-compliant SMB package | JEDEC DO-214AA footprint with 90 °C/W junction-to-ambient thermal resistance - compatible with standard reflow profiles |
| 150 mA holding current | Ensures reliable self-reset after surge decay while preventing latch-up during normal line ringing (≤90 VAC) |
Applications
| Central Office Line Card Protection | Digital Subscriber Line (DSL) Interface |
|---|---|
|
Use Scenario: Protecting analog front-end circuitry on carrier-grade line cards exposed to lightning-induced surges on POTS lines. IC Role / Device Role / Timing Role: Crowbar-type transient voltage suppressor placed across tip/ring before hybrid transformer and codec. Use Value: Clamps 500 A(pk) 2×10 µs surges at ≤400 V while maintaining <28 pF loading - prevents codec damage without degrading ADSL2+ SNR. |
Use Scenario: Safeguarding DSL transceivers against longitudinal surges entering via twisted-pair copper loops. IC Role / Device Role / Timing Role: Bidirectional overvoltage protector between line interface unit (LIU) and transformer secondary. Use Value: Symmetric 400 V VBO and 320 V VDRM ensure equal protection for differential mode surges; 28 pF avoids echo cancellation errors in VDSL2. |
| Customer Premises Equipment (CPE) | VoIP Gateway Analog Port |
|
Use Scenario: Surge hardening of residential gateways and ISDN NT1 devices connected to public switched telephone network (PSTN). IC Role / Device Role / Timing Role: Primary overvoltage clamp on line-side interface, upstream of isolation transformer and SLIC. Use Value: 150 mA IH guarantees automatic recovery after ring-trip events (≤90 VAC, 20 Hz), eliminating manual reset requirements. |
Use Scenario: Protecting FXS ports in VoIP adapters and IP PBX systems against induced surges from adjacent power wiring. IC Role / Device Role / Timing Role: Secondary surge suppressor located between transformer and codec, complementing primary gas discharge tube (GDT). Use Value: 4.0 V VT limits clamping voltage overshoot during fast transients, reducing risk of codec latch-up or brownout resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NP3500SAT3G | Same electrical specs (VDRM, VBO, IH), identical SMB package, but marked "035A" instead of "350C" | Identical use cases; differs only in internal series rating (A-series vs C-series per onsemi ordering matrix) | Select NP3500SAT3G if legacy BOM specifies A-suffix; otherwise NP3500SCT3G preferred for newer designs per onsemi documentation |
| NP3500SBT3G | Same parameters and package; marked "035B", representing intermediate series rating between A and C | No functional difference in protection performance; used in mid-volume telecom OEM programs with specific traceability requirements | Choose NP3500SBT3G only when mandated by existing supply chain contracts; electrically interchangeable with NP3500SCT3G |
Compared with NP3500SAT3G and NP3500SBT3G, the NP3500SCT3G offers identical surge protection capability and SMB footprint but reflects the latest series rating (C) per onsemi's NP Series ordering convention - ensuring full alignment with current production lots and long-term availability planning.
Availability
NP3500SCT3G is available at Aetrix Electronics and suitable for central office line cards, DSLAM interfaces, and VoIP gateway analog ports requiring stable component supply, RoHS-compliant packaging, and GR-1089-CORE certification.
Supply support for NP3500SCT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NP Series thyristor surge protectors were developed specifically for telecom infrastructure hardening - delivering bidirectional, low-capacitance, high-surge-current protection in compact SMB packages compliant with GR-1089-CORE and IEC 61000-4-5.
FAQ
What is the peak off-state voltage rating for NP3500SCT3G?
The NP3500SCT3G has a peak off-state voltage (VDRM) rating of 320 V in both polarities. This value represents the maximum repetitive voltage the device can block before transitioning to conduction, verified per JEDEC test conditions at TA = 25°C. It ensures compatibility with telecom line voltages up to 300 V DC or 220 V RMS AC without leakage or premature triggering.
How does NP3500SCT3G differ from TVS diodes in surge protection applications?
Unlike unidirectional or bidirectional TVS diodes, the NP3500SCT3G functions as a latching thyristor: once triggered above 400 V (VBO), it remains in low-impedance state until current drops below 150 mA (IH). This crowbar action provides lower clamping voltage under high-current surges compared to TVS diodes, which exhibit higher dynamic impedance above their breakdown voltage. The NP3500SCT3G also offers superior surge current handling (500 A(pk)) in compact SMB form factor.
Is NP3500SCT3G suitable for protecting Ethernet PHY interfaces?
No, the NP3500SCT3G is not recommended for Ethernet PHY protection. Its 320 V VDRM and 400 V VBO exceed typical Ethernet common-mode voltage limits (±15 V), and its 28 pF capacitance would degrade signal integrity at 100BASE-TX/1000BASE-T frequencies. It is engineered specifically for telecom line interfaces (POTS, ISDN, DSL) where higher standoff voltages and lower bandwidths apply.
What is the thermal resistance of NP3500SCT3G in standard PCB layout?
The NP3500SCT3G has a junction-to-ambient thermal resistance (RθJA) of 90 °C/W when mounted on a FR4 PCB per EIA/JESD51-3: 3″×4.5″ board, 2 oz copper, with fan-out in 3×3 inch pattern. This value assumes standard SMB pad layout and is critical for calculating maximum allowable power dissipation during sustained surge events or elevated ambient temperatures in telecom cabinets.
Does NP3500SCT3G require external gate control or biasing?
No, the NP3500SCT3G is a two-terminal, gateless thyristor surge protector. It requires no external bias, gate drive, or control circuitry. Conduction initiates solely based on voltage exceeding 400 V (VBO) across MT1–MT2 in either polarity, and latching behavior is intrinsic to its silicon structure. This simplifies design and eliminates failure modes associated with active control circuits.
NP3500SCT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 400V
- Voltage - Off State:
- 320V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 71pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NP3500SCT3G FAQ
1.How can I place an order for NP3500SCT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for NP3500SCT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NP3500SCT3G reliable?
The price and inventory of NP3500SCT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NP3500SCT3G is usually 5 days.
3.What payment methods are accepted for NP3500SCT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NP3500SCT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NP3500SCT3G?
NP3500SCT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NP3500SCT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NP3500SCT3G?
For technical support, including NP3500SCT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NP3500SCT3G requirements.
6.How does Aetrix verify that NP3500SCT3G is sourced from the original manufacturer or authorized distributors?
All NP3500SCT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NP3500SCT3G meets industry standards.
7.What is the process for return or replacement of NP3500SCT3G?
All NP3500SCT3G units undergo pre-shipment inspection (PSI). If there is an issue with NP3500SCT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NP3500SCT3G part is unused and in its original packaging.
Return procedure for NP3500SCT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NP3500SCT3G Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
