My Inquiry
My Account
onsemi NTVB058NSB-L
- Part No.:
- NTVB058NSB-L
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NTVB058NSB-L.pdf
- Description:
- THYRISTOR 58V 80A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:4,803
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTVB058NSB-L from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 58 V peak off-state voltage (VDRM), 77 V breakover voltage (VBO), 4.0 V on-state voltage at 1.0 A, 150 mA holding current, and supports 150 A peak surge current (2×10 µs waveform). It protects central office and customer premises equipment per GR-1089-CORE and ITU-T K.20/21.
For engineers reviewing the NTVB058NSB-L datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar action, SMB package compatibility, compliance with telecom surge standards, and verified 150 A surge handling under 2×10 µs transients.
Technical Context
The NTVB058NSB-L operates as a voltage-triggered crowbar device: it remains high-impedance until VBO (77 V) is exceeded in either polarity, then latches into low-impedance conduction to divert surge energy. Its bidirectional symmetry eliminates need for back-to-back discrete devices.
It sustains 58 V off-state voltage (VDRM) with only 5 µA off-state leakage at rated voltage, holds conduction at ≥150 mA (IH), and recovers after surge removal once current falls below IH. Thermal resistance is 90 °C/W (Junction-to-Ambient, FR4 PCB).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 58 V - Maximum repetitive off-state voltage both polarities; defines maximum continuous line voltage it can block without triggering. |
| VBO | 77 V - Breakover voltage threshold; triggers crowbar action during transient overvoltage events in either direction. |
| IH | 150 mA - Minimum current required to maintain conduction after triggering; ensures reliable latch-off when surge ends. |
| IPPS (2×10 µs) | 150 A - Peak non-repetitive surge current capability; meets GR-1089-CORE Level A requirements for telecom protection. |
| VT | 4.0 V - On-state voltage at 1.0 A; determines power dissipation (4 W) and clamping level during conduction. |
| CO | 84 pF - Junction capacitance at 1 MHz / 2 Vdc bias; low enough to avoid signal integrity degradation in voice/data lines. |
| TJ Range | −40 °C to +150 °C - Operating junction temperature range; supports deployment in uncontrolled telecom environments. |
Pinout & Package
NTVB058NSB-L uses the SMB (DO-214AA, Case 403C) surface-mount package - 4.06 mm × 3.30 mm footprint, 2.26 mm height, with gull-wing leads. The device has two terminals: MT1 and MT2, symmetrically interchangeable due to bidirectional design.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Main Terminal 1 | One of two identical, interchangeable main terminals; connects to protected line side (e.g., tip or ring in POTS line). |
| MT2 | Main Terminal 2 | Second identical main terminal; connects to ground reference or return path; no polarity dependency. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar operation | Single-device replacement for back-to-back SCRs or diacs; reduces board space and BOM count in telecom line cards. |
| GR-1089-CORE & ITU-T K.20/21 compliance | Validated 150 A (2×10 µs) and 75 A (10×360 µs) surge handling enables direct use in certified central office and CPE designs. |
| Low 84 pF junction capacitance | Minimizes insertion loss and crosstalk on voice-grade analog lines (e.g., POTS, DSL line drivers) up to 1 MHz. |
| Pb-free SMB package | RoHS-compliant DO-214AA outline with standard 2500/reel tape-and-reel delivery; compatible with automated SMT assembly. |
| 150 °C max operating temperature | Supports placement near heat-generating line interface ICs (e.g., SLICs, CODECs) without derating or thermal management overhead. |
Applications
| DSL Line Interface Protection | Central Office Line Card Surge Suppression |
|---|---|
|
Use Scenario: Protects ADSL/VDSL line drivers and receivers from lightning-induced surges on twisted-pair copper loops. IC Role / Device Role / Timing Role: Crowbar-type overvoltage protector placed between line transformer secondary and SLIC input. Use Value: Clamps transients to ≤4 V while conducting >150 A, preventing damage to sensitive analog front-end ICs without adding signal distortion. |
Use Scenario: Installed on subscriber line interface cards (SLIC) in telephone exchanges to meet GR-1089-CORE Level A immunity. IC Role / Device Role / Timing Role: Primary surge shunt device across tip/ring pair before hybrid transformer and codec. Use Value: Withstands repeated 150 A (2×10 µs) surges with <1 µs response time, enabling certification without external spark gaps or gas tubes. |
| VoIP Gateway Analog Port Protection | ISDN BRI U-Interface Protection |
|
Use Scenario: Shields FXS/FXO ports in enterprise VoIP gateways from induced surges on PSTN-connected lines. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor mounted directly at RJ-11 connector entry point. Use Value: Symmetric 58 V blocking and 77 V triggering ensure equal protection for both tip and ring conductors without polarity concerns. |
Use Scenario: Safeguards ISDN Basic Rate Interface (BRI) U-interface transceivers against longitudinal surges per ITU-T K.21. IC Role / Device Role / Timing Role: Line-side crowbar device placed between transformer center-tap and ground reference. Use Value: 100 A (10×560 µs) surge rating satisfies K.21 Class H requirements, eliminating need for discrete MOV+gas tube cascades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NTVB058NSC-L | Same electrical specs (VDRM, VBO, IH), identical SMB package, but marked "58NC" and shipped in different reel quantity (2500 vs. NTVB058NSB-L's 2500). | Identical functional role; differs only in date code format and reel packaging variant - fully interchangeable in design and layout. | Select NTVB058NSC-L if sourcing from alternate distribution channels where B-suffix reels are unavailable. |
| SM15T58A (Littelfuse) | Unidirectional TSPD; 58 V VRWM, 77 V VBR, but requires external back-to-back configuration for bidirectional protection. | Not drop-in: needs two devices + extra PCB area; lacks integrated bidirectionality and symmetric trigger behavior of NTVB058NSB-L. | Choose only if dual-device layout is acceptable and cost-per-protection-event is prioritized over board space and simplicity. |
Compared with NTVB058NSC-L (identical function, marking/packaging variant) and SM15T58A (unidirectional, requires duplication), the NTVB058NSB-L delivers true single-device bidirectional surge suppression with validated telecom compliance, reducing component count and layout complexity without sacrificing performance.
Availability
NTVB058NSB-L is available at Aetrix Electronics and suitable for DSL line interface protection, central office line card surge suppression, and VoIP gateway analog port protection requiring stable component supply and full GR-1089-CORE/ITU-T K.20 compliance.
Supply support for NTVB058NSB-L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and communications markets.
The NTVB Series was developed specifically for telecom infrastructure protection - delivering robust, bidirectional, low-capacitance surge suppression in compact surface-mount packages compliant with GR-1089-CORE, ITU-T K.20/21, and IEC 61000-4-5.
FAQ
What is the primary function of the NTVB058NSB-L in a telecom circuit?
The NTVB058NSB-L functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device - remaining non-conductive until overvoltage exceeds 77 V (VBO), then latching on to divert surge current away from sensitive downstream components. Its 58 V VDRM rating makes it ideal for protecting POTS, DSL, and ISDN line interfaces. The NTVB058NSB-L is engineered for fast response (<1 µs), low clamping voltage (4.0 V), and repeatable surge endurance per GR-1089-CORE.
Does the NTVB058NSB-L require a gate trigger signal to operate?
No, the NTVB058NSB-L is a gateless, voltage-triggered device - it relies solely on intrinsic thyristor structure to initiate conduction when applied voltage exceeds its breakover threshold (77 V) in either polarity. There is no gate terminal or external control required. Once triggered, the NTVB058NSB-L remains latched until current falls below its 150 mA holding current (IH). This self-triggering behavior simplifies circuit design and improves reliability in unattended telecom equipment.
Can the NTVB058NSB-L be used in DC power line protection?
The NTVB058NSB-L is not recommended for DC power rail protection because its 58 V VDRM and 77 V VBO are optimized for AC-coupled telecom signaling, and its 150 mA holding current may prevent natural turn-off on constant DC loads. It is specifically characterized and qualified for telecom surge waveforms (e.g., 2×10 µs, 10×700 µs) and AC line applications. For DC power rails, dedicated TVS diodes or resettable fuses are more appropriate than the NTVB058NSB-L.
What is the thermal resistance and maximum junction temperature of the NTVB058NSB-L?
The NTVB058NSB-L has a thermal resistance of 90 °C/W (Junction-to-Ambient) when mounted on a standard FR4 PCB (3″×4.5″, 2 oz copper, 3×3 inch fan-out pattern). Its maximum rated junction temperature is +150 °C, and it operates across −40 °C to +150 °C ambient. These ratings allow the NTVB058NSB-L to sustain repeated surge events in thermally demanding telecom enclosures without derating, provided PCB copper area and airflow meet JEDEC JESD51-3 test conditions.
How does the NTVB058NSB-L compare to MOV-based protection in telecom applications?
Unlike metal-oxide varistors (MOVs), the NTVB058NSB-L offers precise, repeatable breakover voltage (77 V), low clamping voltage (4.0 V), and negligible capacitance (84 pF), making it superior for high-frequency telecom signals where MOVs introduce distortion and leakage. MOVs degrade with each surge; the NTVB058NSB-L maintains consistent performance over thousands of events. The NTVB058NSB-L also avoids follow-on current issues common with MOVs on AC lines, thanks to its inherent latching and holding-current behavior.
NTVB058NSB-L Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 77V
- Voltage - Off State:
- 58V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 80 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 129pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NTVB058NSB-L FAQ
1.How can I place an order for NTVB058NSB-L through Aetrix?
Please submit a Request for Quotation (RFQ) for NTVB058NSB-L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTVB058NSB-L reliable?
The price and inventory of NTVB058NSB-L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTVB058NSB-L is usually 5 days.
3.What payment methods are accepted for NTVB058NSB-L?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTVB058NSB-L transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTVB058NSB-L?
NTVB058NSB-L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTVB058NSB-L order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTVB058NSB-L?
For technical support, including NTVB058NSB-L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTVB058NSB-L requirements.
6.How does Aetrix verify that NTVB058NSB-L is sourced from the original manufacturer or authorized distributors?
All NTVB058NSB-L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTVB058NSB-L meets industry standards.
7.What is the process for return or replacement of NTVB058NSB-L?
All NTVB058NSB-L units undergo pre-shipment inspection (PSI). If there is an issue with NTVB058NSB-L, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTVB058NSB-L part is unused and in its original packaging.
Return procedure for NTVB058NSB-L:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTVB058NSB-L Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
