My Inquiry
My Account
onsemi NTVB065NSC-L
- Part No.:
- NTVB065NSC-L
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NTVB065NSC-L.pdf
- Description:
- THYRISTOR 65V 100A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:9,163
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTVB065NSC-L from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage protection in telecom line interfaces. It features 65 V peak off-state voltage (VDRM), 88 V breakover voltage (VBO), 4.0 V on-state voltage at 1.0 A, 150 mA holding current, and supports GR-1089-CORE and IEC 61000-4-5 surge compliance in central office and customer premises equipment.
For engineers reviewing the NTVB065NSC-L datasheet, pinout, applications, or equivalent options, key selection criteria include bidirectional crowbar clamping behavior, SMB package thermal resistance (90 °C/W), 10×160 µs surge rating (90 Apk), and compatibility with ITU-T K.20/K.21/45 and TIA-968-A standards.
Technical Context
The NTVB065NSC-L operates as a voltage-triggered bidirectional crowbar device: it remains high-impedance below VDRM (65 V), switches to low-impedance conduction above VBO (88 V), and latches until current falls below IH (150 mA). Its symmetrical structure enables identical positive/negative polarity response without external biasing.
It delivers robust transient immunity with 90 Apk (10×160 µs), 75 Apk (10×360 µs), and 50 Apk (10×560 µs) non-repetitive surge capability, while maintaining low capacitance (79 pF typical at 1 MHz) to minimize signal distortion in voice/data lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 65 V - Maximum continuous off-state voltage before triggering in either polarity. |
| VBO | 88 V - Voltage threshold at which device switches into low-impedance conduction mode. |
| IH | 150 mA - Minimum current required to maintain conduction after triggering. |
| VT | 4.0 V - On-state voltage drop during surge clamping at 1.0 A peak, defining power dissipation. |
| CO | 79 pF - Typical junction capacitance at 1 MHz/2 Vdc, critical for preserving high-frequency signal integrity. |
| Surge Rating (10×160 µs) | 90 Apk - Peak non-repetitive surge current capability per GR-1089-CORE and TIA-968-A. |
| TJ Range | −40 °C to +150 °C - Operating junction temperature range enabling deployment in harsh telecom environments. |
Pinout & Package
NTVB065NSC-L is housed in an SMB (DO-214AA, Case 403C) surface-mount package with two terminals: MT1 and MT2. The device is symmetrical - both terminals serve identical roles in bidirectional operation, eliminating polarity sensitivity during board placement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Anode/Cathode (bidirectional) | Primary current path terminal; interchangeable with MT2 due to symmetrical thyristor structure. |
| MT2 | Anode/Cathode (bidirectional) | Secondary current path terminal; functionally identical to MT1; no fixed anode/cathode assignment. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar clamping | Enables single-device protection of AC-coupled telecom lines without polarity awareness or external circuitry. |
| Low on-state voltage (4.0 V) | Minimizes power dissipation during surge events, reducing thermal stress and enabling compact PCB layout. |
| Low junction capacitance (79 pF) | Preserves signal fidelity in voice-band (0–4 kHz) and broadband DSL applications without attenuation or phase shift. |
| GR-1089-CORE & IEC 61000-4-5 compliance | Validated performance against industry-standard telecom surge test waveforms, simplifying regulatory certification. |
| SMB package (JEDEC DO-214AA) | Standardized footprint compatible with automated SMT assembly and provides 90 °C/W junction-to-ambient thermal resistance. |
Applications
| DSL Line Interface Protection | Central Office SLIC Protection |
|---|---|
|
Use Scenario: Protects twisted-pair copper lines between DSLAM and customer premises from lightning-induced surges and AC power cross. IC Role / Device Role / Timing Role: Bidirectional crowbar device placed across line pair (tip/ring) to clamp transients before they reach line driver/receiver ICs. Use Value: Prevents damage to sensitive analog front-end components while maintaining <4.0 V clamping voltage and <79 pF loading on ADSL/VDSL signals. |
Use Scenario: Shields subscriber line interface circuitry (SLIC) in telephone exchanges from induced surges on loop-fed analog lines. IC Role / Device Role / Timing Role: Primary overvoltage protection element connected directly across SLIC output pins, triggered only during fault conditions. Use Value: Ensures SLIC reliability under GR-1089-CORE Level 3 (150 Apk, 2×10 µs) and maintains system uptime in multi-line chassis. |
| VoIP Gateway Protection | ISDN BRI Line Protection |
|
Use Scenario: Safeguards Ethernet-to-PSTN gateways handling analog FXS/FXO ports against accidental AC power contact and lightning surges. IC Role / Device Role / Timing Role: Standalone surge protector mounted at RJ-11 connector, operating independently of downstream codec or controller. Use Value: Delivers 90 Apk (10×160 µs) clamping with no DC blocking capacitors required, supporting full-duplex voice transmission. |
Use Scenario: Protects Basic Rate Interface (BRI) S/T bus lines in ISDN terminal adapters and NT1 devices from induced transients. IC Role / Device Role / Timing Role: Bidirectional voltage-triggered switch placed across S/T differential pair to shunt energy during overvoltage events. Use Value: Maintains signal integrity up to 144 kbps by limiting capacitance to 79 pF and ensuring symmetric clamping in both polarities. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Littelfuse SP1003-01WTG | 65 V VDRM, 90 V VBO, 100 mA IH, SMB package, 100 Apk (10×160 µs) | Lower holding current reduces risk of latch-up under low-leakage conditions but may increase false-trigger susceptibility in noisy environments. | Preferred where lower IH improves reset margin after moderate surges; verify system leakage current stays >100 mA. |
| ON Semiconductor NTVB065NSA-L | Identical electrical specs (65 V VDRM, 88 V VBO, 150 mA IH), same SMB package, differing only in date code marking (NA vs NC) | No functional difference; NA and NC denote different production lots/batch codes per ON Semi ordering convention. | Select NTVB065NSA-L only if legacy BOM specifies NA marking; otherwise NTVB065NSC-L is functionally identical and fully interchangeable. |
Compared with Littelfuse SP1003-01WTG and ON Semiconductor NTVB065NSA-L, the NTVB065NSC-L offers balanced holding current (150 mA) for reliable reset after telecom-grade surges while maintaining exact parameter alignment with its sibling NTVB065NSA-L - making it suitable for new designs requiring validated GR-1089-CORE compliance and SMB footprint consistency.
Availability
NTVB065NSC-L is available at Aetrix Electronics and suitable for DSL line interface protection, central office SLIC protection, VoIP gateway protection, and ISDN BRI line protection requiring stable component supply, long-term lifecycle support, and traceable Pb-free sourcing.
Supply support for NTVB065NSC-L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and telecom markets.
The NTVB Series is part of onsemi's dedicated surge protection portfolio, engineered specifically for telecom infrastructure applications requiring bidirectional, high-energy clamping with low capacitance and standardized SMB packaging.
FAQ
What is the primary function of the NTVB065NSC-L in a telecom circuit?
The NTVB065NSC-L functions as a bidirectional thyristor surge protector (TSPD) that acts as a crowbar device: it remains non-conductive below 65 V (VDRM) and triggers into low-impedance conduction above 88 V (VBO) to divert surge energy away from sensitive downstream components. Its symmetrical MT1/MT2 terminals enable protection of AC-coupled lines without polarity constraints, and it resets only when current falls below 150 mA (IH). This behavior is fundamental to the NTVB065NSC-L's role in GR-1089-CORE-compliant telecom equipment.
Does the NTVB065NSC-L require external biasing or control circuitry to operate?
No, the NTVB065NSC-L is a passive, voltage-triggered device requiring no external bias, control signal, or drive circuitry. It operates autonomously based solely on applied voltage across MT1 and MT2: conduction initiates when either polarity exceeds 88 V (VBO), and it sustains conduction until load current drops below 150 mA (IH). This self-contained operation makes the NTVB065NSC-L ideal for simple, reliable protection in analog line interfaces where space and component count are constrained.
How does the SMB package of the NTVB065NSC-L impact thermal performance in sustained surge conditions?
The SMB (DO-214AA) package of the NTVB065NSC-L has a specified thermal resistance of 90 °C/W (junction-to-ambient, per JESD51-3 on FR4 PCB). During a single 10×160 µs surge event delivering 90 Apk, self-heating is transient and manageable; however, repeated surges or high-duty-cycle transients require careful PCB layout - including ≥2 oz copper pours and thermal vias - to avoid exceeding the NTVB065NSC-L's 150 °C maximum junction temperature. The SMB footprint balances manufacturability with adequate thermal dissipation for telecom-grade surge duty cycles.
Can the NTVB065NSC-L be used in DC-powered circuits such as PoE-powered devices?
Yes, the NTVB065NSC-L can protect DC-powered circuits like PoE-powered endpoints, provided the steady-state DC voltage remains ≤65 V (VDRM) and system leakage current stays above 150 mA (IH) during normal operation to prevent unintended latch-up. In PoE applications, it is typically placed across data pairs (e.g., pins 1–2 and 3–6) to clamp common-mode surges. Its 79 pF capacitance avoids signal degradation on 10/100/1000BASE-T, and its 4.0 V on-state voltage ensures minimal impact on PD power budget during clamping - confirming the NTVB065NSC-L's suitability for this use case.
What regulatory standards does the NTVB065NSC-L help meet, and how is compliance verified?
The NTVB065NSC-L is characterized and rated to support compliance with GR-1089-CORE (Levels A/B/C), IEC 61000-4-5 (10×160 µs, 10×360 µs), ITU-T K.20/K.21/K.45, TIA-968-A, FCC Part 68, EN 60950, and UL 1950. Compliance is verified through standardized surge waveform testing - e.g., 90 Apk at 10×160 µs per GR-1089-CORE Level B - documented in the official onsemi datasheet (Rev. 0, October 2010). System-level certification still requires full product testing, but using the NTVB065NSC-L significantly reduces design risk for these standards.
NTVB065NSC-L Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 88V
- Voltage - Off State:
- 65V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 198pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NTVB065NSC-L FAQ
1.How can I place an order for NTVB065NSC-L through Aetrix?
Please submit a Request for Quotation (RFQ) for NTVB065NSC-L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTVB065NSC-L reliable?
The price and inventory of NTVB065NSC-L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTVB065NSC-L is usually 5 days.
3.What payment methods are accepted for NTVB065NSC-L?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTVB065NSC-L transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTVB065NSC-L?
NTVB065NSC-L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTVB065NSC-L order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTVB065NSC-L?
For technical support, including NTVB065NSC-L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTVB065NSC-L requirements.
6.How does Aetrix verify that NTVB065NSC-L is sourced from the original manufacturer or authorized distributors?
All NTVB065NSC-L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTVB065NSC-L meets industry standards.
7.What is the process for return or replacement of NTVB065NSC-L?
All NTVB065NSC-L units undergo pre-shipment inspection (PSI). If there is an issue with NTVB065NSC-L, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTVB065NSC-L part is unused and in its original packaging.
Return procedure for NTVB065NSC-L:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTVB065NSC-L Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
