My Inquiry
My Account
onsemi NTVB180SA-L
- Part No.:
- NTVB180SA-L
- Manufacturer:
- onsemi
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
NTVB180SA-L.pdf
- Description:
- THYRISTOR 180V 50A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:2,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTVB180SA-L from onsemi is a bidirectional thyristor surge protector (TSPD) designed for overvoltage clamping in telecom line interfaces. It features 170 V peak off-state voltage (VDRM), 240 V breakover voltage (V(BO)), 4.0 V on-state voltage (VT), 2.2 A on-state current (IT), and 150 mA holding current (IH), enabling robust crowbar protection in central office and customer premises equipment.
For engineers reviewing the NTVB180SA-L datasheet, pinout, applications, or equivalent options, key selection criteria include GR-1089-CORE and ITU-T K.20/K.21 compliance, SMB (DO-214AA) surface-mount package compatibility, and verified 10×1000 μs surge capability up to 50 A(pk) per IEC 61000-4-5.
Technical Context
The NTVB180SA-L operates as a voltage-triggered bidirectional crowbar device: it remains high-impedance below VDRM (170 V), switches to low-impedance conduction at V(BO) (240 V), and latches until current falls below IH (150 mA). Its 4.0 V VT ensures minimal power dissipation during clamping events.
Designed for telecom surge immunity, it meets GR-1089-CORE (2×10/10×1000 μs), TIA-968-A (10×160 μs), and ITU-T K.20/21 (10×700 μs) waveforms with rated IPPS7 = 50 A(pk) at 10×1000 μs. Thermal resistance R0JA is 90 °C/W on standard FR4 PCB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDRM | 170 V - Maximum repetitive off-state voltage before triggering; defines maximum steady-state line voltage tolerance. |
| V(BO) | 240 V - Breakover voltage at both polarities; determines precise overvoltage trip threshold under surge conditions. |
| VT | 4.0 V - On-state voltage at 1.0 A(pk); sets clamping voltage level during active crowbar operation. |
| IH | 150 mA - Minimum current required to maintain conduction; ensures reliable latch-off after surge decay. |
| IPPS7 | 50 A(pk) - Non-repetitive surge current rating for 10×1000 μs waveform; validates compliance with GR-1089-CORE Class B. |
| dv/dt | 5.0 kV/s - Critical rate of rise of off-state voltage; prevents false triggering from fast transients. |
| TJ Range | −40 to +150 °C - Operating junction temperature range; supports deployment in uncontrolled telecom environments. |
Pinout & Package
NTVB180SA-L uses the SMB (DO-214AA, Case 403C) surface-mount package with two terminals: MT1 and MT2. This symmetrical bidirectional configuration eliminates polarity concerns in AC-coupled telecom lines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MT1 | Main Terminal 1 | One of two identical, interchangeable main terminals; forms bidirectional conduction path with MT2. |
| MT2 | Main Terminal 2 | Second identical main terminal; enables symmetrical surge clamping regardless of signal polarity or direction. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar action | Enables single-device protection of AC telecom lines without external polarity management or series diodes. |
| GR-1089-CORE & ITU-T K.20/21 compliance | Validated surge immunity for central office, DSLAM, and POTS line cards meeting global telecom infrastructure standards. |
| SMB (DO-214AA) package | Standardized footprint compatible with automated SMT assembly and existing telecom board layouts. |
| Low 4.0 V on-state voltage | Minimizes power dissipation during clamping, reducing thermal stress and enabling higher surge repetition tolerance. |
Applications
| DSL Line Interface Protection | VoIP Gateway Surge Suppression |
|---|---|
Use Scenario: Protects twisted-pair copper lines connecting DSLAMs to customer premises against lightning-induced surges and AC power cross. IC Role / Device Role / Timing Role: Bidirectional crowbar clamping device placed across line pair prior to transformer or codec input. Use Value: Prevents damage to line driver ICs and isolation transformers by diverting >50 A(pk) 10×1000 μs surges while maintaining <170 V steady-state holdoff. |
Use Scenario: Shields analog telephone interface (FXS/FXO) circuits in VoIP gateways from induced surges during building-wide power faults. IC Role / Device Role / Timing Role: Primary overvoltage protector on tip/ring lines, operating in parallel with GDTs or secondary TVS stages. Use Value: Provides fast, low-clamp-voltage response (240 V V(BO)) to limit transient energy entering sensitive SLIC and codec circuitry. |
| Central Office Line Card Protection | POTS Telephone Exchange Interface |
Use Scenario: Integrated into carrier-grade line cards handling multiple subscriber lines, requiring GR-1089-CORE Class B compliance. IC Role / Device Role / Timing Role: First-line surge suppression element directly at line entry, preceding hybrid and echo canceller circuits. Use Value: Delivers repeatable 50 A(pk) 10×1000 μs surge handling with 150 mA IH ensuring clean reset after event without latch-on failure. |
Use Scenario: Secures legacy POTS interfaces in multi-line business systems exposed to induced surges from nearby AC mains or elevator motors. IC Role / Device Role / Timing Role: Standalone bidirectional protector mounted across each line pair, replacing discrete back-to-back SCRs. Use Value: Reduces board space by 50% versus dual-SCR solutions while maintaining identical 170 V VDRM and 240 V V(BO) performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge protector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NTVB170NSC-L | Lower VDRM (170 V) and V(BO) (220 V); same VT (4.0 V), IH (150 mA), and SMB package. | Rated for lower surge thresholds (e.g., 75 A(pk) at 10×360 μs vs. 50 A(pk) at 10×1000 μs); suited for less severe environments. | Select when system-level surge testing requires tighter V(BO) margin or lower clamping voltage is prioritized over long-tail waveform capability. |
| NTVB200SA-L | Higher VDRM (200 V) and V(BO) (320 V); identical VT (4.0 V), IH (150 mA), and SMB package. | Supports higher steady-state line voltages (e.g., 190 V RMS AC loops); validated for 80 A(pk) 10×1000 μs per GR-1089-CORE Class A. | Choose for new deployments targeting extended voltage headroom or stricter Class A surge compliance without layout change. |
Compared with NTVB180SA-L, NTVB170NSC-L offers earlier triggering but reduced long-duration surge margin, while NTVB200SA-L provides higher voltage tolerance and stronger Class A surge rating-both retain identical thermal and packaging behavior for drop-in evaluation.
Availability
NTVB180SA-L is available at Aetrix Electronics and suitable for DSL line interface protection, VoIP gateway surge suppression, and central office line card protection requiring stable component supply and full GR-1089-CORE/ITU-T K.20 compliance.
Supply support for NTVB180SA-L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and communications markets.
The NTVB Series is part of onsemi's Telecom Protection portfolio, engineered specifically to meet stringent GR-1089-CORE, ITU-T K.20/21, and IEC 61000-4-5 requirements for carrier-grade line interface surge immunity.
FAQ
What is the peak off-state voltage rating for NTVB180SA-L?
The NTVB180SA-L has a peak off-state voltage (VDRM) rating of 170 V, meaning it blocks up to 170 V in both directions under normal operating conditions without triggering. This value is confirmed in the Electrical Characteristics table on page 2 of the official datasheet and defines its maximum steady-state line voltage tolerance before surge initiation.
Does NTVB180SA-L meet GR-1089-CORE requirements?
Yes, NTVB180SA-L is explicitly rated for GR-1089-CORE compliance, supporting surge waveforms including 2×10 μs (150 A(pk)), 10×360 μs (75 A(pk)), and 10×1000 μs (50 A(pk)). These ratings are documented in the SURGE DATA RATINGS table on page 1 and validated per Telcordia test methodology.
What package type does NTVB180SA-L use?
NTVB180SA-L uses the SMB package (JEDEC DO-214AA, Case 403C), a standardized surface-mount outline with MT1 and MT2 terminals. Package dimensions and soldering footprint are specified on page 5 of the datasheet, confirming compatibility with automated SMT assembly and IPC-7351 guidelines.
How does NTVB180SA-L behave during a surge event?
During overvoltage, NTVB180SA-L acts as a crowbar: it remains non-conductive below 170 V, triggers at 240 V (V(BO)), clamps with 4.0 V on-state voltage (VT) while conducting surge current, and stays latched until current drops below 150 mA (IH). This behavior is defined in Figure 2 and the Electrical Characteristics section.
Is NTVB180SA-L RoHS-compliant and lead-free?
Yes, NTVB180SA-L is marked with "-L" suffix indicating Pb-free (lead-free) packaging, as stated in the ORDERING INFORMATION table on page 4 and the MARKING DIAGRAM note on page 1. It complies with RoHS Directive 2011/65/EU and onsemi's Pb-Free strategy documentation.
NTVB180SA-L Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-214AA, SMB
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 240V
- Voltage - Off State:
- 180V
- Voltage - On State:
- 4 V
- Current - Peak Pulse (8/20µs):
- -
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 37pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
NTVB180SA-L FAQ
1.How can I place an order for NTVB180SA-L through Aetrix?
Please submit a Request for Quotation (RFQ) for NTVB180SA-L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTVB180SA-L reliable?
The price and inventory of NTVB180SA-L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTVB180SA-L is usually 5 days.
3.What payment methods are accepted for NTVB180SA-L?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTVB180SA-L transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTVB180SA-L?
NTVB180SA-L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTVB180SA-L order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTVB180SA-L?
For technical support, including NTVB180SA-L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTVB180SA-L requirements.
6.How does Aetrix verify that NTVB180SA-L is sourced from the original manufacturer or authorized distributors?
All NTVB180SA-L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTVB180SA-L meets industry standards.
7.What is the process for return or replacement of NTVB180SA-L?
All NTVB180SA-L units undergo pre-shipment inspection (PSI). If there is an issue with NTVB180SA-L, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTVB180SA-L part is unused and in its original packaging.
Return procedure for NTVB180SA-L:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTVB180SA-L Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
