Texas Instruments O917A154TRGZRQ1
- Part No.:
- O917A154TRGZRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
O917A154TRGZRQ1.pdf
- Description:
- PMU FOR PROCESSOR
- Quantity:
- Payment:

- Shipping:

Inventory:1,958
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
O917A154TRGZRQ1 from Texas Instruments is an automotive-grade power management unit (PMU) integrating five step-down SMPS regulators (including dual-phase 3.5-A/3.5-A configurable to 7-A), five LDOs, a 12-bit sigma-delta GPADC with eight channels, thermal monitoring, and programmable power sequencing - used to supply processor cores, memory, I/O, and low-noise domains in automotive digital clusters.
For engineers reviewing the O917A154TRGZRQ1 datasheet, O917A154TRGZRQ1 pinout, O917A154TRGZRQ1 application, or O917A154TRGZRQ1 equivalent, key selection considerations include AEC-Q100 Grade 2 qualification (–40°C to +105°C), OTP-configurable startup sequences, dynamic voltage scaling support in SMPS1/SMPS3, differential remote sensing on dual-phase outputs, and dual I²C + SPI control interfaces.
Technical Context
The O917A154TRGZRQ1 implements a hierarchical power architecture with one-time-programmable (OTP) sequencing logic controlling power-up/down transitions between OFF, SLEEP, and ACTIVE states; it supports hardware- and software-triggered DVS via dedicated I²C and SPI interfaces. The device uses internal 2.2-MHz switching frequency for EMC optimization and allows external clock synchronization (1.7–2.7 MHz) via GPIO_3 (SYNCDCDC).
Its analog subsystem includes a 12-bit sigma-delta GPADC with two external inputs for system voltage/current/temperature monitoring, integrated short-circuit and thermal shutdown protection, and independent bandgap reference (VBG) with REFGND. All five SMPS regulators feature internal soft-start, power-good indication, and overcurrent detection; three LDOs support bypass mode, and LDO5 delivers low-noise performance up to 50 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp | AEC-Q100 Grade 2: –40°C to +105°C ambient - enables use in under-hood and instrument cluster environments without derating. |
| SMPS Output Range | 0.7 V to 3.3 V in 10-mV or 20-mV steps - supports precise core voltage scaling for ARM Cortex-A15/A7 processors. |
| LDO Output Range | 0.9 V to 3.3 V in 50-mV steps - allows fine-grained I/O and analog rail configuration. |
| SMPS Current Capability | Two 3.5-A SMPS (SMPS1/SMPS2) configurable as dual-phase 7-A output with differential remote sensing - reduces ripple and improves load transient response. |
| ADC Resolution | 12-bit sigma-delta GPADC with 8 input channels (2 external) - enables real-time die temperature, supply voltage, and current monitoring without external sensors. |
| Control Interfaces | One SPI + two I²C interfaces (one dedicated to DVS) - permits concurrent resource configuration and dynamic voltage control without bus contention. |
| Quiescent Current | 20 µA in Off Mode, 90 µA in Sleep Mode with two SMPS active - extends battery life during vehicle key-off states. |
Pinout & Package
Package: 7-mm × 7-mm 48-pin VQFN (RGZ) with 0.5-mm pitch and exposed thermal pad (PGND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SMPS1_IN / SMPS2_IN | Primary input for dual-phase SMPS | Accepts 3.135–5.25-V system supply; shared input enables coordinated regulation of high-current core rails. |
| SMPS1_FDBK / SMPS2_FDBK | Differential feedback pair | Enables remote sensing across both output and ground paths - critical for maintaining ±1% output accuracy under PCB trace resistance. |
| GPIO_3 | Multi-function terminal | Configurable as SYNCDCDC input for inter-device clock synchronization, reducing system-level EMI by aligning switching edges. |
| INT | Interrupt output | Open-drain signal notifying host processor of thermal warning, short-circuit event, or ADC threshold breach - eliminates need for polling. |
| BOOT | Boot configuration ball | Tied to VRTC or ground to select OTP-defined power-up sequence - ensures deterministic boot without firmware dependency. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase SMPS capability | SMPS1/SMPS2 combine into single 7-A output with interleaved timing and differential sensing - cuts output capacitor count by 50% vs. discrete solutions. |
| OTP-based sequencing | Factory-programmed power-up/down order stored in one-time-programmable memory - guarantees safe boot even before host processor initialization. |
| Dynamic voltage scaling (DVS) | Hardware- and software-controlled DVS on SMPS1/SMPS3 via dedicated I²C interface - enables real-time CPU frequency/voltage coordination for thermal management. |
| Integrated GPADC | 12-bit sigma-delta converter monitors internal die temperature, SMPS output currents, and external voltages - replaces 3–4 discrete monitoring ICs. |
| Fail-safe GPIOs | Seven GPIOs rated to 5.25 V with programmable pullup/pulldown - tolerate automotive transients and simplify level-shifting in mixed-voltage systems. |
Applications
| Automotive Digital Cluster | ADAS Domain Controller |
|---|---|
Use Scenario: Powering multi-core SoC, TFT display backlight, CAN transceivers, and touch controller in instrument panel. IC Role / Device Role / Timing Role: Central PMU managing 12+ regulated rails with synchronized sequencing and real-time thermal supervision. Use Value: Eliminates discrete LDOs and sequencers; OTP boot ensures deterministic cluster startup within 100 ms after ignition. | Use Scenario: Supplying radar processor, image signal processor, and Ethernet PHY in front-camera or surround-view ECU. IC Role / Device Role / Timing Role: High-current SMPS pair powers CPU cores while low-noise LDO5 supplies ISP analog front-end. Use Value: Dual-phase 7-A output meets burst current demands (>5 A peak) during object detection without voltage droop. |
| Automotive Navigation System | In-Vehicle Infotainment (IVI) |
Use Scenario: Regulating application processor, LPDDR3 memory, audio codec, GPS/GNSS receiver, and USB PHY. IC Role / Device Role / Timing Role: Configurable SMPS/LDO set delivers clean, sequenced power with DVS support for CPU DVFS. Use Value: 10-mV SMPS step resolution enables precise voltage margining for memory VDDQ and core VDD. | Use Scenario: Powering multimedia SoC, HDMI transmitter, eMMC storage, and Bluetooth/Wi-Fi combo module. IC Role / Device Role / Timing Role: GPADC monitors battery voltage and SoC junction temperature; interrupt-driven alerts trigger thermal throttling. Use Value: Integrated ADC and thermal shutdown prevent overheating during extended video playback or navigation rendering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65910A3RSLRQ1 | Four SMPS (max 3-A each), no dual-phase capability; 10-bit GPADC; lacks differential remote sensing. | Suitable for lower-power infotainment head units but not ADAS processors requiring >5-A burst current. | Select when cost sensitivity outweighs need for 7-A dual-phase output and 12-bit ADC resolution. |
| MAX20029ATGB/V+T | Three 3-A SMPS, no OTP sequencing; SPI-only interface; no integrated GPADC or thermal monitor. | Targeted at simpler body-control modules where software-managed sequencing suffices. | Choose for non-safety-critical body electronics where TI's OTP reliability and diagnostic depth are unnecessary. |
Compared with TPS65910A3RSLRQ1 and MAX20029ATGB/V+T, the O917A154TRGZRQ1 provides higher integration (5 SMPS + 5 LDO + ADC + sequencer), automotive-grade OTP sequencing assurance, and dual-phase capability essential for modern ADAS SoCs - making it the only option supporting simultaneous high-current core supply and real-time system health monitoring.
Availability
O917A154TRGZRQ1 is available at Aetrix Electronics and suitable for automotive digital cluster, ADAS domain controller, and navigation system designs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for O917A154TRGZRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in automotive power management and high-reliability IC design.
The TPS65917 product line was developed specifically for automotive infotainment and ADAS processors, integrating sequencing, conversion, monitoring, and interface functions into a single AEC-Q100 qualified package to reduce system complexity and improve functional safety compliance.
FAQ
What is the AEC-Q100 qualification grade for O917A154TRGZRQ1?
O917A154TRGZRQ1 is qualified to AEC-Q100 Grade 2, specifying operation from –40°C to +105°C ambient temperature. It also meets HBM Class 2 and CDM Class C4B ESD requirements. This qualification is factory-verified and documented in the official TPS65917-Q1 production datasheet (SLVSCO4D), confirming its suitability for passenger compartment and engine bay–adjacent automotive applications where thermal robustness is mandatory. The O917A154TRGZRQ1 part number corresponds directly to this qualified device variant.
Does O917A154TRGZRQ1 support dynamic voltage scaling (DVS) for processor cores?
Yes, O917A154TRGZRQ1 supports hardware- and software-controlled DVS on SMPS1 and SMPS3 via dedicated I²C and SPI interfaces. Voltage can be adjusted in 10-mV or 20-mV steps across a 0.7–3.3-V range, enabling real-time coordination with ARM-based processor frequency scaling. DVS registers are accessible through the device's register map, and the O917A154TRGZRQ1 implementation includes built-in slew-rate control to prevent overshoot during transitions - a capability confirmed in Section 4.6 and 4.7 of the SLVSCO4D datasheet.
Can O917A154TRGZRQ1 synchronize its SMPS switching frequency to an external clock?
Yes, O917A154TRGZRQ1 supports external clock synchronization via the GPIO_3 pin configured as SYNCDCDC input, accepting frequencies from 1.7 MHz to 2.7 MHz. This allows multiple O917A154TRGZRQ1 devices (or other compatible PMUs) to align switching edges, significantly reducing system-level conducted and radiated EMI. The internal default is 2.2 MHz, but external sync is explicitly enabled in the functional diagram and signal description tables of the SLVSCO4D datasheet - a feature unique to the O917A154TRGZRQ1 among its family variants.
What type of ADC is integrated into O917A154TRGZRQ1 and how many channels does it have?
O917A154TRGZRQ1 integrates a 12-bit sigma-delta general-purpose ADC (GPADC) with eight total input channels: six internal (including die temperature, VCCA, SMPS output currents) and two external (ADCIN1, ADCIN2). This ADC enables continuous system health monitoring without external components. Conversion results are accessible via I²C/SPI, and threshold-based interrupts can trigger host processor action - functionality fully detailed in Sections 4.10 and 5.8 of the SLVSCO4D datasheet for the O917A154TRGZRQ1 device.
Is OTP programming required to operate O917A154TRGZRQ1 out-of-box?
No, O917A154TRGZRQ1 ships with factory-programmed OTP memory containing default power-up sequences, voltage settings, and GPIO configurations - enabling full operation without any software initialization. Users may optionally reconfigure static parameters (e.g., output voltages, DVS tables) via SPI or I²C, but the O917A154TRGZRQ1 will power all rails in correct order and deliver specified outputs immediately upon VSYS application. OTP bit-integrity checking ensures safe startup even if configuration corruption is detected, as described in Section 1.1 and 5.13 of the SLVSCO4D datasheet.
O917A154TRGZRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- 1.5mA
- Voltage - Supply:
- 3.135V ~ 5.25V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
O917A154TRGZRQ1 FAQ
1.How can I place an order for O917A154TRGZRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for O917A154TRGZRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for O917A154TRGZRQ1 reliable?
The price and inventory of O917A154TRGZRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for O917A154TRGZRQ1 is usually 5 days.
3.What payment methods are accepted for O917A154TRGZRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for O917A154TRGZRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for O917A154TRGZRQ1?
O917A154TRGZRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your O917A154TRGZRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for O917A154TRGZRQ1?
For technical support, including O917A154TRGZRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your O917A154TRGZRQ1 requirements.
6.How does Aetrix verify that O917A154TRGZRQ1 is sourced from the original manufacturer or authorized distributors?
All O917A154TRGZRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that O917A154TRGZRQ1 meets industry standards.
7.What is the process for return or replacement of O917A154TRGZRQ1?
All O917A154TRGZRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with O917A154TRGZRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The O917A154TRGZRQ1 part is unused and in its original packaging.
Return procedure for O917A154TRGZRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
O917A154TRGZRQ1 Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

