Vishay General Semiconductor - Diodes Division P4SMA20CAHE3_A/H
- Part No.:
- P4SMA20CAHE3_A/H
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AC, SMA
- Datasheet:
-
P4SMA20CAHE3_A/H.pdf
- Description:
- TVS DIODE 17.1VWM 27.7VC DO214AC
- Quantity:
- Payment:

- Shipping:

Inventory:2,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P4SMA20CAHE3_A/H from Vishay General Semiconductor is a bidirectional surface-mount Transient Voltage Suppressor (TVS) diode in SMA (DO-214AC) package, designed for clamping voltage transients on signal and power lines. It features a 20 V standoff voltage (VWM), 22.8 V minimum breakdown voltage (VBR), 27.7 V maximum clamping voltage (VC) at 14.4 A peak pulse current (IPPM), and 400 W peak pulse power (PPPM) with 10/1000 µs waveform - used in automotive sensor protection and industrial I/O interface surge suppression.
For engineers reviewing the P4SMA20CAHE3_A/H datasheet, P4SMA20CAHE3_A/H pinout, P4SMA20CAHE3_A/H application, or P4SMA20CAHE3_A/H equivalent, this page delivers verified electrical parameters, AEC-Q101 qualification status, thermal resistance (RθJA = 120 °C/W), and real-world design implications for transient immunity in 12 V/24 V systems.
Technical Context
The P4SMA20CAHE3_A/H operates as a bidirectional clamping device, symmetrically suppressing positive and negative transients without polarity dependence. Its glass-passivated junction enables fast response (<1 ns) and low incremental surge resistance, critical for protecting MOSFET gates and microcontroller I/O pins against ISO 7637-2 pulse 1/2a/5a events.
Rated for 150 °C maximum junction temperature and compliant with J-STD-020 MSL Level 1 (260 °C peak reflow), it supports automated SMT placement on standard PCB copper pads (0.2" × 0.2"). The device draws no DC bias and exhibits <1 μA reverse leakage at 17.1 V, ensuring minimal standby power impact in always-on circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM (Stand-off Voltage) | 20 V - Maximum continuous operating voltage before clamping begins; defines safe working range for 12 V nominal bus protection. |
| VBR (Breakdown Voltage) | 22.8–25.2 V at 1 mA - Confirmed avalanche onset range; ensures reliable triggering above system overvoltage thresholds. |
| VC (Clamping Voltage) | 27.7 V at 14.4 A - Peak voltage seen by protected circuit during 400 W transient; limits stress on downstream 30 V-rated components. |
| PPPM (Peak Pulse Power) | 400 W (10/1000 µs) - Sustains high-energy surges common in automotive load-dump and inductive switching scenarios. |
| ID (Reverse Leakage) | <1 μA at 20 V - Negligible standby current; avoids signal integrity degradation in high-impedance sensor interfaces. |
| RθJA | 120 °C/W - Thermal resistance to ambient; requires minimal copper area for thermal management in compact layouts. |
| AEC-Q101 Qualified | Yes - Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD testing per AEC specification. |
Pinout & Package
Package: SMA (DO-214AC), surface-mount, bidirectional configuration with no polarity marking. Dimensions: 4.93 mm × 3.99 mm × 2.29 mm (L × W × H); matte tin-plated leads, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Transient current entry (negative half-cycle) | Conducts during negative-going surges; symmetrical with cathode for bidirectional clamping. |
| Cathode | Transient current entry (positive half-cycle) | Conducts during positive-going surges; identical electrical behavior to anode in CA devices. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC-coupled or floating signal lines without external polarity routing. |
| 400 W peak pulse power | Handles ISO 7637-2 Pulse 5a (load dump) energy in 12 V automotive systems without derating. |
| AEC-Q101 qualification | Validates suitability for under-hood and chassis-mounted applications requiring extended temperature and lifetime reliability. |
| MSL Level 1 moisture sensitivity | Allows unlimited floor life and standard reflow profiles up to 260 °C peak, simplifying manufacturing logistics. |
| Glass-passivated junction | Ensures stable VBR over time and temperature, minimizing drift in long-life industrial control modules. |
Applications
| Automotive Sensor Interface Protection | Industrial PLC Digital Input Protection |
|---|---|
Use Scenario: Protecting CAN/LIN transceiver I/O pins and analog sensor outputs (e.g., pressure, temperature) from battery line transients and ESD in passenger vehicles. IC Role / Device Role / Timing Role: Bidirectional TVS clamp placed between signal line and ground, responding within <1 ns to limit voltage excursion. Use Value: Maintains signal integrity below 27.7 V clamping threshold during 400 W pulses, preventing latch-up or damage to 5 V/3.3 V receiver inputs. |
Use Scenario: Safeguarding 24 V digital input channels on programmable logic controllers exposed to relay coil flyback and field wiring surges. IC Role / Device Role / Timing Role: Standoff device across input terminals, conducting only during overvoltage events while remaining high-impedance during normal operation. Use Value: Enables robust immunity to IEC 61000-4-4 (EFT) and IEC 61000-4-5 (surge) without adding series impedance or signal delay. |
| Telecom Line Card Surge Suppression | Consumer Appliance Motor Control Protection |
Use Scenario: Shielding Ethernet PHY interface traces and RS-485 transceivers from lightning-induced surges on outdoor telecom equipment. IC Role / Device Role / Timing Role: Primary-level TVS mounted at connector entry point, shunting surge current to chassis ground before reaching ICs. Use Value: Limits induced voltage to ≤27.7 V at 14.4 A, preserving isolation barrier integrity and meeting GR-1089-CORE Level 3 requirements. |
Use Scenario: Protecting microcontroller GPIOs and gate drivers in washing machine motor inverters from commutation spikes and ESD during service access. IC Role / Device Role / Timing Role: Localized clamping element adjacent to MOSFET gate resistors and MCU pins, minimizing loop inductance. Use Value: Prevents false triggering and permanent damage during repeated 1000× surge cycles typical in white goods lifetime testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ20CA | Same VWM/VBR/VC specs but in larger SMB (DO-214AA) package; RθJA = 85 °C/W vs. 120 °C/W. | Better thermal performance allows higher duty-cycle operation; requires 30% more board area. | Select when sustained surge repetition or elevated ambient temperatures exceed P4SMA20CAHE3_A/H thermal limits. |
| 1.5KE20CA | Through-hole TO-204AE (DO-15); 1500 W PPPM rating but slower response due to higher junction capacitance (~100 pF). | Higher energy handling but unsuitable for high-speed data lines; incompatible with SMT-only assembly. | Choose for legacy through-hole designs or where peak energy exceeds 400 W, accepting layout and speed trade-offs. |
Compared with SMBJ20CA and 1.5KE20CA, the P4SMA20CAHE3_A/H offers optimal balance of space-constrained SMT compatibility, AEC-Q101 qualification, and sufficient 400 W surge capacity for most automotive and industrial edge-node applications - without requiring PCB redesign or sacrificing reliability.
Availability
P4SMA20CAHE3_A/H is available at Aetrix Electronics and suitable for automotive electronics, industrial PLCs, and telecom infrastructure requiring stable component supply, AEC-Q101 compliance, and consistent TVS performance across production batches.
Supply support for P4SMA20CAHE3_A/H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, and protection devices with emphasis on reliability, efficiency, and application-specific optimization.
The P4SMA Series targets cost-sensitive, high-volume transient suppression needs in automotive, industrial, and consumer markets - delivering standardized TVS performance in compact, qualified packages for rapid design-in.
FAQ
What does the "CA" suffix indicate in P4SMA20CAHE3_A/H?
The "CA" suffix in P4SMA20CAHE3_A/H denotes a bidirectional configuration, meaning the device clamps voltage transients equally in both polarities. Unlike unidirectional variants (e.g., P4SMA20A), it has no cathode marking and is used where AC signals, floating references, or dual-polarity surges require symmetrical protection - confirmed in Vishay's P4SMA datasheet revision 09-Jan-2024, page 1.
Is P4SMA20CAHE3_A/H suitable for automotive applications?
Yes, P4SMA20CAHE3_A/H is AEC-Q101 qualified, as explicitly stated in the ordering information table (page 3) and features section (page 1) of the Vishay P4SMA datasheet. This qualification covers stress tests including temperature cycling, high-temperature reverse bias, and ESD, making P4SMA20CAHE3_A/H appropriate for under-hood and chassis-mounted automotive electronics.
What is the maximum clamping voltage of P4SMA20CAHE3_A/H at its rated peak pulse current?
The maximum clamping voltage (VC) of P4SMA20CAHE3_A/H is 27.7 V at 14.4 A peak pulse current (IPPM), measured under the standard 10/1000 µs waveform. This value is listed in the Electrical Characteristics table (page 2) and defines the upper voltage limit imposed on protected circuitry during a full-rated transient event.
How does the thermal resistance of P4SMA20CAHE3_A/H affect PCB layout?
P4SMA20CAHE3_A/H has a typical junction-to-ambient thermal resistance (RθJA) of 120 °C/W, meaning it requires minimal copper pour - specifically 0.2" × 0.2" (5.0 mm × 5.0 mm) pads per terminal as specified in the datasheet (page 2). Exceeding this pad size yields diminishing thermal returns; smaller pads risk exceeding 150 °C junction temperature under repetitive surges.
Does P4SMA20CAHE3_A/H have moisture sensitivity level (MSL) rating?
Yes, P4SMA20CAHE3_A/H meets MSL Level 1 per J-STD-020, with a maximum lead-free reflow peak temperature of 260 °C. This allows indefinite floor life and eliminates bake requirements before assembly - a key advantage for high-mix SMT production environments, as documented in the Features section (page 1) of the Vishay datasheet.
P4SMA20CAHE3_A/H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AC, SMA
- Series:
- P4SMA, TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 17.1V
- Voltage - Breakdown (Min):
- 19V
- Voltage - Clamping (Max) @ Ipp:
- 27.7V
- Current - Peak Pulse (10/1000µs):
- 14.4A
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AC (SMA)
P4SMA20CAHE3_A/H FAQ
1.How can I place an order for P4SMA20CAHE3_A/H through Aetrix?
Please submit a Request for Quotation (RFQ) for P4SMA20CAHE3_A/H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P4SMA20CAHE3_A/H reliable?
The price and inventory of P4SMA20CAHE3_A/H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P4SMA20CAHE3_A/H is usually 5 days.
3.What payment methods are accepted for P4SMA20CAHE3_A/H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P4SMA20CAHE3_A/H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P4SMA20CAHE3_A/H?
P4SMA20CAHE3_A/H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P4SMA20CAHE3_A/H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P4SMA20CAHE3_A/H?
For technical support, including P4SMA20CAHE3_A/H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P4SMA20CAHE3_A/H requirements.
6.How does Aetrix verify that P4SMA20CAHE3_A/H is sourced from the original manufacturer or authorized distributors?
All P4SMA20CAHE3_A/H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P4SMA20CAHE3_A/H meets industry standards.
7.What is the process for return or replacement of P4SMA20CAHE3_A/H?
All P4SMA20CAHE3_A/H units undergo pre-shipment inspection (PSI). If there is an issue with P4SMA20CAHE3_A/H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P4SMA20CAHE3_A/H part is unused and in its original packaging.
Return procedure for P4SMA20CAHE3_A/H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P4SMA20CAHE3_A/H Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

