My Inquiry
My Account
Vishay General Semiconductor - Diodes Division P6SMB120CAHM3/I
- Part No.:
- P6SMB120CAHM3/I
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
P6SMB120CAHM3/I.pdf
- Description:
- TVS DIODE 102VWM 165VC DO214AA
- Quantity:
- Payment:
- Shipping:
Inventory:8,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P6SMB120CAHM3/I from Vishay General Semiconductor is a bidirectional surface-mount Transient Voltage Suppressor (TVS) diode designed for clamping voltage transients on power and signal lines. It features a 120 V standoff voltage (VWM), 165 V maximum clamping voltage (VC) at 3.6 A peak pulse current, and 600 W peak pulse power capability with a 10/1000 μs waveform - deployed in automotive sensor interfaces and industrial I/O protection.
For engineers reviewing the P6SMB120CAHM3/I datasheet, P6SMB120CAHM3/I pinout, P6SMB120CAHM3/I application, or P6SMB120CAHM3/I equivalent, key selection criteria include bidirectional clamping symmetry, AEC-Q101 qualification status, SMB (DO-214AA) package thermal resistance (RθJA = 100 °C/W), and compliance with JESD201 Class 2 whisker resistance.
Technical Context
This device operates as a voltage-clamped shunt protector: during overvoltage events exceeding its breakdown threshold (VBR = 114–126 V), it transitions from high-impedance to low-impedance state within <1 ns, diverting surge current away from downstream circuitry. Its bidirectional architecture ensures identical clamping behavior in both polarities without polarity marking.
Designed for repetitive transient suppression, it supports 0.01% duty cycle at rated PPPM and derates linearly above TA = 25 °C per Figure 2. The glass-passivated junction and matte tin-plated SMB terminals meet J-STD-002 solderability and JESD22-B102 mechanical reliability standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM (Stand-off) | 102 V - Maximum continuous reverse voltage before clamping initiates; defines safe operating margin below system rail. |
| VBR (Breakdown) | 114–126 V at 1 mA - Tight tolerance window ensures predictable turn-on across production lots. |
| VC (Clamping) | 165 V at IPPM = 3.6 A - Limits voltage seen by protected ICs during 10/1000 μs surges. |
| PPPM | 600 W - Sustains single 10/1000 μs transients up to this energy level without degradation. |
| RθJA | 100 °C/W - Junction-to-ambient thermal resistance under standard 0.2" × 0.2" copper pad layout. |
| TJ max. | +150 °C - Maximum junction temperature rating enables operation in under-hood automotive environments. |
| AEC-Q101 | Qualified - Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD. |
Pinout & Package
Package: SMB (DO-214AA), surface-mount, halogen-free, RoHS-compliant, with matte tin-plated leads. Dimensions: 4.57 mm × 3.94 mm × 2.20 mm (L × W × H). Mounting requires 5.0 mm × 5.0 mm copper pads per terminal per datasheet Fig. 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Current entry point in forward bias; common node in bidirectional configuration | No polarity marking; symmetric conduction allows placement without orientation check. |
| Cathode | Current exit point in forward bias; common node in bidirectional configuration | Identical electrical role to Anode; bidirectional operation eliminates cathode/anode functional distinction. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Identical VBR, VC, and IPPM performance in both directions - simplifies PCB layout and eliminates polarity verification. |
| AEC-Q101 qualification | Validated for automotive applications including engine control units and ADAS sensor interfaces - meets stress test requirements for HTGB, TC, and AC-H3TRB. |
| Low incremental surge resistance | Minimizes VC overshoot during fast-rising transients - critical for protecting 3.3 V/5 V logic-level interfaces. |
| MSL Level 1 (260 °C peak) | Compatible with standard lead-free reflow profiles without moisture sensitivity concerns - no bake required pre-assembly. |
| 600 W peak pulse power | Handles ISO 7637-2 Pulse 1, 2a, 3a/b, and IEC 61000-4-5 Level 4 surges without failure - suitable for 12 V/24 V vehicle systems. |
Applications
| Automotive Sensor Protection | Industrial PLC I/O Protection |
|---|---|
|
Use Scenario: Protecting CAN/LIN bus transceivers and analog sensor inputs (e.g., pressure, temperature) from load dump and inductive switching transients in 12 V vehicle subsystems. IC Role / Device Role / Timing Role: Shunt-type transient suppressor placed directly at connector entry point to clamp surges before reaching interface ICs. Use Value: Prevents latch-up or permanent damage to 5 V tolerant transceivers by limiting voltage to ≤165 V during 10/1000 μs pulses up to 3.6 A. |
Use Scenario: Safeguarding digital input modules in programmable logic controllers against field-wiring induced surges from solenoid coils and motor drives. IC Role / Device Role / Timing Role: Primary overvoltage clamp on 24 V DC input channels, coordinated with series impedance and filtering. Use Value: Enables robust operation in harsh factory environments by absorbing 600 W transient energy without degradation across >100,000 surge events. |
| Telecom Line Interface | Consumer Power Adapter Output |
|
Use Scenario: Guarding Ethernet PHY front-end circuits and PoE-powered device inputs against lightning-induced surges on twisted-pair cabling. IC Role / Device Role / Timing Role: Secondary-level TVS after gas discharge tube (GDT) primary protection - handles residual fast transients. Use Value: Clamps sub-microsecond edge transients to <165 V while maintaining <1 nF junction capacitance - avoids signal integrity impact on 100BASE-TX. |
Use Scenario: Suppressing output overvoltage spikes caused by transformer leakage inductance and rectifier reverse recovery in AC/DC adapters. IC Role / Device Role / Timing Role: Output-side clamp on 12 V/19 V secondary rails to protect connected devices during no-load or short-circuit transitions. Use Value: Limits worst-case output excursion to 165 V during open-loop failures - prevents damage to USB-C PD controllers and downstream SMPS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ120CA | Same VWM/VC specs but lower PPPM (400 W); SMA package (smaller footprint, higher RθJA = 140 °C/W) | Limited to lower-energy transients; unsuitable for ISO 7637-2 Pulse 5a (load dump) | Select when board space is constrained and surge energy is limited to <400 W. |
| SMCJ120CA | Higher PPPM (1500 W); larger SMC package (RθJA = 50 °C/W); same VWM/VC range | Supports sustained high-energy surges (e.g., 24 V truck load dump); requires larger PCB area | Choose for heavy-duty industrial or commercial vehicle applications requiring >600 W headroom. |
Compared with SMAJ120CA and SMCJ120CA, P6SMB120CAHM3/I delivers balanced surge handling (600 W), automotive qualification (AEC-Q101), and compact SMB packaging - making it optimal for space-constrained automotive and industrial modules where 600 W represents the design target.
Availability
P6SMB120CAHM3/I is available at Aetrix Electronics and suitable for automotive sensor interfaces, industrial PLC I/O protection, telecom line interfaces, and consumer power adapter outputs requiring stable component supply and long-term lifecycle support.
Supply support for P6SMB120CAHM3/I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, MOSFETs, optoelectronics, and passive components with emphasis on reliability and automotive-grade validation.
The P6SMB Series targets high-reliability transient suppression in automotive, industrial, and telecom infrastructure - engineered for AEC-Q101 compliance, low clamping voltage, and consistent bidirectional performance.
FAQ
What is the clamping voltage of P6SMB120CAHM3/I at its rated peak pulse current?
The P6SMB120CAHM3/I has a maximum clamping voltage (VC) of 165 V at its rated peak pulse current (IPPM) of 3.6 A, measured using a 10/1000 μs waveform. This value is guaranteed across the full operating temperature range and ensures downstream ICs see no more than 165 V during standardized surge events. The P6SMB120CAHM3/I achieves this with low incremental surge resistance, minimizing voltage overshoot during fast transients.
Is P6SMB120CAHM3/I qualified for automotive applications?
Yes, P6SMB120CAHM3/I is AEC-Q101 qualified - specifically designated by the HM3 suffix indicating halogen-free, RoHS-compliant, and automotive-grade construction. It passes all required stress tests including high-temperature reverse bias (HTRB), temperature cycling (TC), and unbiased highly accelerated stress testing (UHAST), making it suitable for engine control, body electronics, and ADAS sensor protection.
How does the bidirectional design of P6SMB120CAHM3/I affect PCB layout?
The bidirectional design of P6SMB120CAHM3/I eliminates polarity marking and orientation constraints - the device functions identically regardless of anode/cathode placement on the PCB. This simplifies automated assembly, reduces risk of misplacement, and allows direct integration into differential or AC-coupled signal paths without additional routing considerations. No silkscreen polarity indicator is needed for P6SMB120CAHM3/I.
What is the thermal resistance of P6SMB120CAHM3/I, and how does it impact power dissipation?
P6SMB120CAHM3/I has a typical junction-to-ambient thermal resistance (RθJA) of 100 °C/W when mounted on 5.0 mm × 5.0 mm copper pads per terminal. This value determines steady-state power handling: at 25 °C ambient, its 5.0 W steady-state power dissipation limit corresponds to a 500 °C junction rise - but actual operation relies on transient pulse limits (600 W, 10/1000 μs). Derating begins above TA = 25 °C per Figure 2 in the datasheet.
Does P6SMB120CAHM3/I require special handling or baking before reflow soldering?
No, P6SMB120CAHM3/I is rated MSL Level 1 per J-STD-020, with a maximum peak reflow temperature of 260 °C - compatible with standard lead-free soldering profiles. It does not absorb moisture sufficiently to require baking prior to assembly, eliminating process steps and reducing manufacturing risk. The matte tin plating also ensures reliable wetting per J-STD-002.
P6SMB120CAHM3/I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AA, SMB
- Series:
- P6SMB, TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 102V
- Voltage - Breakdown (Min):
- 114V
- Voltage - Clamping (Max) @ Ipp:
- 165V
- Current - Peak Pulse (10/1000µs):
- 3.6A
- Power - Peak Pulse:
- 600W
- Power Line Protection:
- No
- Applications:
- Telecom
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMB)
P6SMB120CAHM3/I FAQ
1.How can I place an order for P6SMB120CAHM3/I through Aetrix?
Please submit a Request for Quotation (RFQ) for P6SMB120CAHM3/I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P6SMB120CAHM3/I reliable?
The price and inventory of P6SMB120CAHM3/I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P6SMB120CAHM3/I is usually 5 days.
3.What payment methods are accepted for P6SMB120CAHM3/I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P6SMB120CAHM3/I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P6SMB120CAHM3/I?
P6SMB120CAHM3/I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P6SMB120CAHM3/I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P6SMB120CAHM3/I?
For technical support, including P6SMB120CAHM3/I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P6SMB120CAHM3/I requirements.
6.How does Aetrix verify that P6SMB120CAHM3/I is sourced from the original manufacturer or authorized distributors?
All P6SMB120CAHM3/I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P6SMB120CAHM3/I meets industry standards.
7.What is the process for return or replacement of P6SMB120CAHM3/I?
All P6SMB120CAHM3/I units undergo pre-shipment inspection (PSI). If there is an issue with P6SMB120CAHM3/I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P6SMB120CAHM3/I part is unused and in its original packaging.
Return procedure for P6SMB120CAHM3/I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P6SMB120CAHM3/I Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
