Vishay General Semiconductor - Diodes Division P6SMB75CAHE3/5B
- Part No.:
- P6SMB75CAHE3/5B
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
P6SMB75CAHE3/5B.pdf
- Description:
- TVS DIODE 64.1VWM 103VC DO214AA
- Quantity:
- Payment:

- Shipping:

Inventory:4,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P6SMB75CAHE3/5B from Vishay General Semiconductor is a bidirectional surface-mount Transient Voltage Suppressor (TVS) diode in the P6SMB series, designed for clamping voltage transients on signal and power lines. It features a 75 V standoff voltage (VWM), 103 V maximum clamping voltage at 5.8 A peak pulse current, and 600 W peak pulse power capability with a 10/1000 μs waveform. It is AEC-Q101 qualified and RoHS-compliant, suited for automotive sensor protection and industrial I/O interface surge suppression.
For engineers reviewing the P6SMB75CAHE3/5B datasheet, P6SMB75CAHE3/5B pinout, P6SMB75CAHE3/5B application, or P6SMB75CAHE3/5B equivalent, key selection criteria include bidirectional clamping performance, AEC-Q101 qualification status, SMB (DO-214AA) package thermal resistance (RθJA = 100 °C/W), and compliance with IEC 61000-4-2/4-4/4-5 transient immunity requirements.
Technical Context
The P6SMB75CAHE3/5B operates as a bidirectional avalanche diode, symmetrically clamping both positive and negative transients above its breakdown voltage range of 71.3–78.8 V at 1 mA test current. Its glass-passivated junction ensures stable leakage (<1 μA at 64.1 V) and fast response time (<1 ns), enabling effective suppression of ESD and lightning-induced surges.
Thermally, it supports operation from –65 °C to +150 °C junction temperature, with derating applied above 25 °C ambient per Figure 2. The device uses a low-inductance SMB (DO-214AA) package optimized for automated placement and meets J-STD-020 MSL Level 1 reflow profile (peak 260 °C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM (Stand-off) | 64.1 V - Maximum continuous reverse operating voltage before clamping begins; defines safe operating margin below breakdown. |
| VBR (Breakdown) | 71.3–78.8 V at 1 mA - Confirmed avalanche onset range; ensures predictable turn-on during transients. |
| VC (Clamping) | 103 V at 5.8 A (10/1000 μs) - Peak voltage seen by protected circuit under rated surge; critical for downstream IC survivability. |
| PPPM | 600 W - Peak pulse power handling capacity; determines robustness against 8/20 μs or 10/1000 μs surge events. |
| IPPM | 5.8 A - Peak pulse current supported at VC; used with PCB trace impedance to estimate let-through energy. |
| TJ max. | +150 °C - Maximum junction temperature; enables use in under-hood automotive environments with proper layout. |
| RθJA | 100 °C/W - Junction-to-ambient thermal resistance on standard 0.2" × 0.2" copper pads; informs thermal design margin. |
Pinout & Package
Package: SMB (DO-214AA), surface-mount, bidirectional configuration with no polarity marking. Cathode/anode terminals are symmetrical; device functions identically in either orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Transient return path (bidirectional) | Completes low-impedance surge shunt path during both positive and negative overvoltage events. |
| Cathode | Transient return path (bidirectional) | Identical functional role to Anode; symmetry enables placement without orientation constraints. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualification | Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD testing - required for engine control, ADAS, and body electronics. |
| 600 W peak pulse power (10/1000 μs) | Supports IEC 61000-4-5 Level 4 (4 kV line-earth) surge immunity when combined with appropriate series impedance. |
| Low clamping ratio (VC/VBR ≈ 1.34) | Minimizes overvoltage stress on protected ICs - critical for 3.3 V or 5 V logic interfaces with tight absolute maximum ratings. |
| MSL Level 1 moisture sensitivity | Enables standard SMT reflow without baking; reduces manufacturing cost and risk of popcorning. |
| Glass-passivated junction | Ensures long-term stability of leakage current and breakdown voltage across temperature and lifetime. |
Applications
| Automotive Sensor Interface Protection | Industrial PLC Digital I/O Protection |
|---|---|
Use Scenario: Protecting CAN/LIN bus transceivers and analog sensor inputs (e.g., pressure, temperature) from load dump and ISO 7637-2 pulses in vehicle ECUs. IC Role / Device Role / Timing Role: Bidirectional voltage clamp placed across differential or single-ended signal lines upstream of protection resistors and ESD diodes. Use Value: Limits transient voltage to ≤103 V during 10/1000 μs surges, preventing latch-up or gate oxide damage in 5 V tolerant transceivers. |
Use Scenario: Shielding 24 V digital input modules in programmable logic controllers from field-wiring induced surges and relay contact bounce. IC Role / Device Role / Timing Role: Primary surge suppression element mounted directly at terminal block entry point, before optocoupler input stage. Use Value: Absorbs up to 600 W of transient energy without degradation, maintaining system uptime in factory automation environments. |
| Telecom Line Card Surge Protection | Consumer Appliance Motor Drive Protection |
Use Scenario: Safeguarding Ethernet PHYs and PoE injectors against lightning-induced surges on RJ45 ports in enterprise switches and base stations. IC Role / Device Role / Timing Role: Secondary-level TVS deployed after gas discharge tube (GDT) primary protection to handle residual fast-rising transients. Use Value: Sub-1 ns response time captures high-frequency components missed by slower GDTs, reducing bit error rate during surge events. |
Use Scenario: Suppressing inductive kickback from brushed DC motors in washing machines, HVAC blowers, and power tools. IC Role / Device Role / Timing Role: Across-motor terminals to clamp back-EMF spikes during MOSFET switching transitions. Use Value: Withstands repetitive 100 A IFSM surges (unidirectional variant), ensuring longevity in high-cycle motor applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ75CA | Same VWM (64.1 V), identical SMB package, but rated for 600 W with tighter VBR tolerance (±5 % vs ±10 % for P6SMB); not AEC-Q101 qualified. | Lacks automotive qualification; suitable for commercial/industrial use only. | Select SMBJ75CA if AEC-Q101 is not required and tighter breakdown tolerance improves system margin. |
| 1.5SMC75CA | Higher power rating (1500 W), larger SMC (DO-214AB) package, same VWM/VC specs; RoHS-compliant but not AEC-Q101 qualified. | Requires larger PCB footprint and higher thermal mass; better for high-energy surges where space allows. | Choose 1.5SMC75CA when surge threat level exceeds 600 W and board layout permits SMC package. |
Compared with SMBJ75CA and 1.5SMC75CA, the P6SMB75CAHE3/5B uniquely combines AEC-Q101 qualification, SMB footprint, and 600 W capability - making it the only drop-in solution for space-constrained automotive designs requiring certified reliability.
Availability
P6SMB75CAHE3/5B is available at Aetrix Electronics and suitable for automotive sensor interfaces, industrial PLC I/O modules, telecom line cards, and consumer appliance motor drives requiring stable component supply and full traceability.
Supply support for P6SMB75CAHE3/5B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, MOSFETs, and protection devices with emphasis on reliability, efficiency, and application-specific optimization.
The P6SMB Series targets high-reliability transient suppression in automotive, industrial, and telecom systems, with design focus on AEC-Q101 compliance, low clamping voltage, and automated assembly compatibility.
FAQ
What is the clamping voltage of the P6SMB75CAHE3/5B at its rated peak pulse current?
The P6SMB75CAHE3/5B has a maximum clamping voltage (VC) of 103 V at 5.8 A peak pulse current with a 10/1000 μs waveform. This value is measured under standardized test conditions and defines the upper voltage limit imposed on protected circuitry during surge events. The P6SMB75CAHE3/5B maintains this clamping performance across its specified operating temperature range and after repeated surge exposures, provided thermal limits are respected.
Is the P6SMB75CAHE3/5B suitable for automotive applications?
Yes, the P6SMB75CAHE3/5B is AEC-Q101 qualified and explicitly designated for automotive use via its "HE3" suffix and revision "B" qualification code. It undergoes rigorous stress testing including temperature cycling, high-temperature reverse bias, and ESD per AEC-Q101 standards. The P6SMB75CAHE3/5B is commonly deployed in engine control units, ADAS camera modules, and body control modules where reliable transient suppression is mandated.
How does the bidirectional configuration of the P6SMB75CAHE3/5B affect its circuit implementation?
The bidirectional configuration of the P6SMB75CAHE3/5B means it provides symmetrical clamping for both positive and negative transients without polarity sensitivity - no cathode band marking is present, and orientation during placement is irrelevant. This simplifies layout for AC-coupled lines, differential buses like CAN or RS-485, and any application where voltage polarity reversal is possible. The P6SMB75CAHE3/5B delivers identical VBR, VC, and IPPM performance in either direction.
What is the thermal resistance of the P6SMB75CAHE3/5B, and how does it impact PCB layout?
The P6SMB75CAHE3/5B has a typical junction-to-ambient thermal resistance (RθJA) of 100 °C/W when mounted on 0.2" × 0.2" (5.0 mm × 5.0 mm) copper pads per terminal. To maintain safe junction temperatures during repetitive surges, PCB layout must provide adequate copper area and avoid excessive trace length between the P6SMB75CAHE3/5B and ground/power planes. Reducing RθJA through enhanced copper pours directly extends surge endurance and reliability of the P6SMB75CAHE3/5B.
Does the P6SMB75CAHE3/5B meet RoHS and halogen-free requirements?
Yes, the P6SMB75CAHE3/5B is RoHS-compliant and carries the "HE3" suffix indicating AEC-Q101 qualification and RoHS compliance per EU Directive 2011/65/EU. It is not halogen-free - that designation applies only to "HM3" suffix variants. The P6SMB75CAHE3/5B uses matte tin-plated leads solderable per J-STD-002 and JESD 22-B102, and passes JESD 201 Class 2 whisker testing.
P6SMB75CAHE3/5B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AA, SMB
- Series:
- P6SMB, TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 64.1V
- Voltage - Breakdown (Min):
- 71.3V
- Voltage - Clamping (Max) @ Ipp:
- 103V
- Current - Peak Pulse (10/1000µs):
- 5.8A
- Power - Peak Pulse:
- 600W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMB)
P6SMB75CAHE3/5B FAQ
1.How can I place an order for P6SMB75CAHE3/5B through Aetrix?
Please submit a Request for Quotation (RFQ) for P6SMB75CAHE3/5B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P6SMB75CAHE3/5B reliable?
The price and inventory of P6SMB75CAHE3/5B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P6SMB75CAHE3/5B is usually 5 days.
3.What payment methods are accepted for P6SMB75CAHE3/5B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P6SMB75CAHE3/5B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P6SMB75CAHE3/5B?
P6SMB75CAHE3/5B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P6SMB75CAHE3/5B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P6SMB75CAHE3/5B?
For technical support, including P6SMB75CAHE3/5B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P6SMB75CAHE3/5B requirements.
6.How does Aetrix verify that P6SMB75CAHE3/5B is sourced from the original manufacturer or authorized distributors?
All P6SMB75CAHE3/5B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P6SMB75CAHE3/5B meets industry standards.
7.What is the process for return or replacement of P6SMB75CAHE3/5B?
All P6SMB75CAHE3/5B units undergo pre-shipment inspection (PSI). If there is an issue with P6SMB75CAHE3/5B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P6SMB75CAHE3/5B part is unused and in its original packaging.
Return procedure for P6SMB75CAHE3/5B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P6SMB75CAHE3/5B Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

