Vishay General Semiconductor - Diodes Division P6SMB9.1CA-E3/5B
- Part No.:
- P6SMB9.1CA-E3/5B
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
P6SMB9.1CA-E3/5B.pdf
- Description:
- TVS DIODE 7.78VWM 13.4VC DO214AA
- Quantity:
- Payment:

- Shipping:

Inventory:2,565
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P6SMB9.1CA-E3/5B from Vishay General Semiconductor is a bidirectional surface-mount Transient Voltage Suppressor (TVS) diode in the SMB (DO-214AA) package, rated for 600 W peak pulse power with 10/1000 μs waveform, 9.1 V breakdown voltage (VBR = 8.65–9.55 V at IT = 1.0 mA), and 13.4 V maximum clamping voltage (VC) at IPPM. It protects signal lines and IC inputs in automotive sensor interfaces, industrial I/O modules, and telecom line cards against ESD and inductive switching transients.
For engineers reviewing the P6SMB9.1CA-E3/5B datasheet, P6SMB9.1CA-E3/5B pinout, P6SMB9.1CA-E3/5B application, or P6SMB9.1CA-E3/5B equivalent, this page delivers verified electrical parameters, bidirectional clamping behavior, AEC-Q101 qualification status, RoHS-compliant packaging, and real-world use context for surge protection design validation.
Technical Context
The P6SMB9.1CA-E3/5B operates as a symmetrical bidirectional TVS, exhibiting identical clamping characteristics in both polarities - no cathode/anode distinction - enabling direct placement across differential or AC-coupled signal paths without polarity concerns. Its glass-passivated junction ensures stable VBR tolerance (±5%) and low leakage (<50 μA at VWM = 7.78 V).
Designed for transient suppression per IEC 61000-4-2 (ESD) and IEC 61000-4-4 (EFT), it delivers sub-nanosecond response time and low incremental surge resistance (Rdyn ≈ 0.3 Ω derived from ΔVC/ΔIPPM), maintaining clamping integrity under repetitive 0.01% duty-cycle surges up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Breakdown Voltage VBR | 8.65–9.55 V at 1.0 mA test current - defines precise voltage threshold where avalanche conduction begins in either direction |
| Stand-off Voltage VWM | 7.78 V - maximum continuous reverse voltage before leakage exceeds 50 μA; sets safe operating margin below VBR |
| Clamping Voltage VC | 13.4 V at 44.8 A peak pulse current - actual voltage seen by protected circuit during 10/1000 μs transient |
| Peak Pulse Power PPPM | 600 W - energy-handling capacity for standardized 10/1000 μs surge waveform, derated above 25 °C ambient |
| Package | SMB (DO-214AA) - surface-mount outline with 5.59 mm × 4.06 mm footprint, compatible with automated pick-and-place and reflow |
| AEC-Q101 Qualified | Yes - qualified for automotive applications per stress test requirements; ordering code suffix "_B" confirms qualification (P6SMB9.1CA-E3/5B includes "B") |
| RoHS Compliance | E3 suffix - lead-free, RoHS-compliant matte tin-plated terminals meeting J-STD-002 solderability and JESD22-B102 whisker resistance Class 2 |
Pinout & Package
Package: SMB (DO-214AA), molded plastic case with UL 94 V-0 flammability rating; dimensions 4.57 mm × 3.94 mm × 2.20 mm (L × W × H); terminals are unmarked due to bidirectional symmetry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 | Anode/Cathode (bidirectional) | Electrically identical to Terminal 2; no polarity marking required - functions as symmetrical surge shunt path |
| Terminal 2 | Anode/Cathode (bidirectional) | Interchangeable with Terminal 1; enables placement across any two-point voltage node without orientation check |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Identical VBR, VC, and leakage in both directions - eliminates need for polarity-aware layout in AC or differential signal protection |
| 600 W peak pulse rating | Handles high-energy transients (e.g., ISO 7637-2 Pulse 1/2a/5a) without degradation when mounted on 5.0 mm × 5.0 mm copper pads |
| Low clamping ratio (VC/VBR ≈ 1.41) | Minimizes overvoltage stress on downstream ICs - critical for 3.3 V or 5 V logic interfacing with unprotected analog/sensor inputs |
| AEC-Q101 qualification | Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD robustness - supports Tier-1 module designs |
| MSL Level 1 moisture sensitivity | Unlimited floor life at ≤30 °C/60% RH - no baking required prior to reflow, reducing manufacturing overhead |
Applications
| Automotive Sensor Interface | Industrial PLC Analog Input |
|---|---|
Use Scenario: Protecting CAN/LIN bus transceivers and Hall-effect sensor outputs from load dump and inductive kickback in engine control units. IC Role / Device Role / Timing Role: Bidirectional TVS placed across signal pair (e.g., LIN+ and LIN−) to clamp common-mode surges while preserving signal integrity. Use Value: Prevents latch-up or permanent damage to 5 V tolerant transceivers during 100 V/50 ms load dump events per ISO 16750-2. |
Use Scenario: Shielding 4–20 mA current loop inputs in programmable logic controllers from field wiring ESD and motor drive coupling noise. IC Role / Device Role / Timing Role: Shunt device connected between input terminal and ground to divert >15 kV contact ESD (IEC 61000-4-2) away from op-amp front-end. Use Value: Maintains <1 μA leakage at 24 V supply, avoiding offset error in precision current-to-voltage conversion stages. |
| Telecom Line Card Protection | Consumer USB Port ESD Guard |
Use Scenario: Safeguarding Ethernet PHY magnetics and PoE interface ICs from lightning-induced surges on RJ45 ports in enterprise switches. IC Role / Device Role / Timing Role: Paired bidirectional TVS devices on differential pairs (e.g., TX+/TX−) to suppress mode-common transients without disrupting 100BASE-TX signaling. Use Value: Clamps to 13.4 V within <1 ns, limiting induced voltage across transformer secondary to safe levels for 3.3 V PHY I/O. |
Use Scenario: Adding secondary-level ESD protection on USB 2.0 D+/D− lines behind primary protection in smartphones and docking stations. IC Role / Device Role / Timing Role: Low-capacitance (CJ ≈ 200 pF at 0 V) bidirectional clamp minimizing signal distortion at 480 Mbps data rates. Use Value: Passes IEC 61000-4-2 Level 4 (±15 kV air, ±8 kV contact) without performance degradation or parametric shift post-test. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional TVS diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ9.0A | Unidirectional; VBR = 9.0–10.0 V; same SMB package but requires external polarity management | Only suitable where circuit topology enforces defined DC bias - not drop-in for AC or floating nodes | Select only if system ground reference is fixed and reverse conduction must be blocked |
| SMCJ9.0CA | Higher power rating (1500 W); larger SMC (DO-214AB) package; VBR = 9.0–10.0 V; same bidirectional function | Used in higher-energy environments (e.g., 24 V industrial power rails) where 600 W is insufficient | Choose when surge threat level exceeds IEC 61000-4-5 Line-to-Line 2 kV/12 Ω test requirement |
Compared with SMAJ9.0A and SMCJ9.0CA, the P6SMB9.1CA-E3/5B offers optimal balance of compact SMB footprint, certified AEC-Q101 reliability, and precise 9.1 V clamping for cost-sensitive, space-constrained bidirectional protection - making it preferred for automotive body electronics and consumer interface ports.
Availability
P6SMB9.1CA-E3/5B is available at Aetrix Electronics and suitable for automotive sensor modules, industrial I/O terminals, and telecom line card designs requiring stable component supply, RoHS compliance, and AEC-Q101 qualification.
Supply support for P6SMB9.1CA-E3/5B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, and passive components for automotive, industrial, and computing markets.
The P6SMB Series is engineered for robust transient suppression in harsh environments, targeting design-in for automotive ECUs, industrial automation, and infrastructure equipment where failure modes must be mitigated without increasing board area.
FAQ
What is the exact breakdown voltage range for P6SMB9.1CA-E3/5B?
The P6SMB9.1CA-E3/5B has a guaranteed breakdown voltage (VBR) range of 8.65 V to 9.55 V at a test current of 1.0 mA, measured in both directions due to its bidirectional construction. This tight ±5% tolerance ensures predictable clamping onset across production lots and temperature extremes from −65 °C to +150 °C. The value is confirmed in Vishay's official datasheet revision 09-Jan-2024, Document Number 88370.
Is P6SMB9.1CA-E3/5B AEC-Q101 qualified?
Yes, P6SMB9.1CA-E3/5B is AEC-Q101 qualified. The "B" in the suffix "/5B" explicitly denotes AEC-Q101 qualification per Vishay's ordering information table (page 3 of datasheet 88370). This includes full stress testing for temperature cycling, high-temperature reverse bias, and ESD robustness - making P6SMB9.1CA-E3/5B suitable for automotive body control modules and ADAS sensor interfaces.
How does P6SMB9.1CA-E3/5B differ from unidirectional variants like P6SMB9.1A?
P6SMB9.1CA-E3/5B is bidirectional with symmetrical clamping in both polarities and no polarity marking, whereas P6SMB9.1A is unidirectional with a cathode band and conducts only in reverse bias. The "CA" suffix indicates bidirectionality, resulting in identical VBR, VC, and leakage specs for positive and negative transients - critical for protecting AC-coupled or floating signal lines where voltage polarity is undefined.
What is the maximum clamping voltage of P6SMB9.1CA-E3/5B under surge conditions?
The maximum clamping voltage (VC) of P6SMB9.1CA-E3/5B is 13.4 V at a peak pulse current (IPPM) of 44.8 A, tested with a 10/1000 μs waveform. This value represents the worst-case voltage imposed on the protected circuit during a standardized surge event and is validated per JEDEC standards. It remains stable across operating temperatures up to 125 °C ambient.
Can P6SMB9.1CA-E3/5B be used in place of SMAJ9.0CA in an existing design?
No - P6SMB9.1CA-E3/5B is not a direct replacement for SMAJ9.0CA. While both are bidirectional SMB TVS diodes, SMAJ9.0CA has VBR = 9.0–10.0 V and VC = 14.4 V, differing from P6SMB9.1CA-E3/5B's tighter VBR (8.65–9.55 V) and lower VC (13.4 V). Substitution requires verification of system-level clamping margin and may affect ESD immunity margin in sensitive analog paths.
P6SMB9.1CA-E3/5B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AA, SMB
- Series:
- P6SMB, TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 7.78V
- Voltage - Breakdown (Min):
- 8.65V
- Voltage - Clamping (Max) @ Ipp:
- 13.4V
- Current - Peak Pulse (10/1000µs):
- 44.8A
- Power - Peak Pulse:
- 600W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMB)
P6SMB9.1CA-E3/5B FAQ
1.How can I place an order for P6SMB9.1CA-E3/5B through Aetrix?
Please submit a Request for Quotation (RFQ) for P6SMB9.1CA-E3/5B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P6SMB9.1CA-E3/5B reliable?
The price and inventory of P6SMB9.1CA-E3/5B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P6SMB9.1CA-E3/5B is usually 5 days.
3.What payment methods are accepted for P6SMB9.1CA-E3/5B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P6SMB9.1CA-E3/5B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P6SMB9.1CA-E3/5B?
P6SMB9.1CA-E3/5B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P6SMB9.1CA-E3/5B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P6SMB9.1CA-E3/5B?
For technical support, including P6SMB9.1CA-E3/5B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P6SMB9.1CA-E3/5B requirements.
6.How does Aetrix verify that P6SMB9.1CA-E3/5B is sourced from the original manufacturer or authorized distributors?
All P6SMB9.1CA-E3/5B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P6SMB9.1CA-E3/5B meets industry standards.
7.What is the process for return or replacement of P6SMB9.1CA-E3/5B?
All P6SMB9.1CA-E3/5B units undergo pre-shipment inspection (PSI). If there is an issue with P6SMB9.1CA-E3/5B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P6SMB9.1CA-E3/5B part is unused and in its original packaging.
Return procedure for P6SMB9.1CA-E3/5B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P6SMB9.1CA-E3/5B Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

