NXP Semiconductors PCA9421BSZ
- Part No.:
- PCA9421BSZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
PCA9421BSZ.pdf
- Description:
- IC PMIC HVQFN24
- Quantity:
- Payment:

- Shipping:

Inventory:1,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9421BSZ from NXP Semiconductors is a highly integrated Power Management IC (PMIC) designed for low-power microcontroller systems, featuring two I²C-programmable buck converters (SW1: 0.5–1.5 V/1.8 V fixed, 250 mA; SW2: 1.5–2.1 V or 2.7–3.3 V, 500 mA), two programmable LDOs (LDO1: always-on 1.7–1.9 V, 1 mA; LDO2: 1.5–2.1 V or 2.7–3.3 V, 250 mA), and an Fm+ I²C interface up to 1 MHz - deployed in battery-powered IoT edge nodes and i.MXRT-based embedded controllers.
For engineers reviewing the PCA9421BSZ datasheet, PCA9421BSZ pinout, PCA9421BSZ application, or PCA9421BSZ equivalent, this page delivers verified regulator output ranges, validated HVQFN24 pin functions, confirmed thermal warning thresholds (75–90 °C), exact mode-selection logic (MODESEL0/MODESEL1), and real-world power-up sequencing behavior per NXP Rev. 1.0 (16 Oct 2023).
Technical Context
The PCA9421BSZ implements dual independent buck regulators with integrated high-side/low-side MOSFETs and PFM control for light-load efficiency, plus two LDOs with separate input domains: LDO1 powered by the higher of ASYS or VBAT_BKUP (enabling always-on RTC backup), and LDO2 sourced solely from ASYS. All four rails support on-the-fly voltage reconfiguration across four I²C-configurable mode settings.
Its power control architecture includes VIN_UVLO, VIN_OVP (5.5 V or 6 V), ASYS pre-warning interrupt, thermal regulation (95–125 °C, 5 °C steps), watchdog timer (16/32/64 s), and active discharge control per rail - coordinated via a state machine that enforces strict power-up priority (enable-before-disable) and supports long-press ON-pin reset (4/8/12/16 s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck1 Output | 0.5 V to 1.5 V in 25 mV steps + fixed 1.8 V; powers core logic at up to 250 mA with PFM efficiency optimization |
| Buck2 Output | 1.5 V to 2.1 V or 2.7 V to 3.3 V in 25 mV steps; supplies system rails at up to 500 mA with supplemental VIN_AUX current path |
| LDO1 Output | 1.70 V to 1.90 V in 25 mV steps; always-on supply for RTC/backup domain, sourced from greater of ASYS or coin-cell VBAT_BKUP |
| LDO2 Output | 1.5 V to 2.1 V or 2.7 V to 3.3 V in 25 mV steps; system LDO delivering up to 250 mA from ASYS only |
| I²C Interface | Fm+ compliant, up to 1 MHz; enables full register access for rail enable/disable, voltage setting, watchdog, thermal, and mode control |
| Operating Temp | −40 °C to +85 °C ambient; validated for industrial-grade embedded deployment with thermal shutdown at 125 °C (MTP-programmable) |
| Package | HVQFN24, 3 mm × 3 mm × 0.85 mm body, 0.5 mm pitch; thermally enhanced exposed pad for PCB heat dissipation |
Pinout & Package
HVQFN24 package: 3 mm × 3 mm, 24-terminal thermally enhanced quad flat no-lead package with exposed thermal pad connected to system ground. Pin numbering follows JEDEC standard top-view orientation with index area at pin A1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Primary input supply | Accepts up to 20 V; powers ASYS and enables VIN_UVLO/OVP protection; bypassed with 2.2 µF/10 V capacitor |
| ASYS | Internal supply bus | Output of VIN/VIN_AUX selector; feeds PSYS1, PSYS2, and LDO2; bypassed with 4.7 µF/10 V capacitor |
| SW1_OUT | Buck1 feedback node | Regulated core voltage output (0.5–1.5 V or 1.8 V); requires 10 µF/6.3 V ceramic capacitor for stability |
| SW2_OUT | Buck2 feedback node | Regulated system voltage output (1.5–2.1 V or 2.7–3.3 V); requires 10 µF/6.3 V ceramic capacitor |
| LDO1_OUT | Always-on LDO output | 1.7–1.9 V rail for backup domains; powered by greater of ASYS or VBAT_BKUP; bypassed with 1 µF/6.3 V |
| LDO2_OUT | System LDO output | 1.5–2.1 V or 2.7–3.3 V rail for peripherals; sourced exclusively from ASYS; bypassed with 2.2 µF/6.3 V |
| ON | Power-enable input | Active-low logic input with 1 MΩ internal pull-up to 2.5 V or VIN_AUX; triggers power-up sequence on falling edge |
| SYSRSTn | Open-drain reset output | Asserts LOW when any enabled rail deviates >10 % from target; requires external 20–220 kΩ pull-up |
| INTB | Open-drain interrupt output | Signals UVLO, OVP, thermal warning, watchdog timeout, or ASYS pre-warning; requires external pull-up |
| SCL/SDA | I²C interface | Fm+ bus (up to 1 MHz); SCL pulled up 2.2–10 kΩ, SDA pulled up same; supports multi-mode register access |
Key Features
| Feature | Design Value |
|---|---|
| Four independent voltage rails | SW1 (core), SW2 (system), LDO1 (always-on backup), LDO2 (system) - each configurable per mode setting |
| Four-mode dynamic power management | Mode Settings 0–3 selectable via I²C or MODESEL0/MODESEL1 pins; enables MCU runtime power-state coordination |
| Programmable thermal regulation | Thermal warning (75–90 °C, 2-bit) and shutdown (95–125 °C, 3-bit) thresholds set via I²C registers |
| Long-press ON-key reset | Configurable 4/8/12/16 s duration via I²C; recycles all rails to default voltages without full power cycle |
| Backup battery support | VBAT_BKUP pin accepts coin cell; LDO1 automatically switches to VBAT_BKUP when ASYS drops, preserving RTC/sleep state |
| Active discharge control | Per-rail bleeding resistors enable fast voltage ramp-down; disableable via I²C to avoid transient overshoot during step-down |
Applications
| Wearable Health Monitor | Smart Sensor Node |
|---|---|
Use Scenario: Battery-powered wrist-worn ECG sensor with ultra-low sleep current and burst-mode data transmission. IC Role / Device Role / Timing Role: PCA9421BSZ manages power sequencing for ARM Cortex-M core (SW1), BLE radio (SW2), RTC backup (LDO1), and analog front-end (LDO2). Use Value: Achieves <1 µA quiescent current in deep-sleep mode via PFM buck operation and always-on LDO1, extending coin-cell life beyond 2 years. |
Use Scenario: Wireless environmental sensor (temp/humidity/pressure) operating on primary Li-ion with periodic wake-up. IC Role / Device Role / Timing Role: PCA9421BSZ supplies regulated voltages to MCU, RF transceiver, and precision ADC while enabling mode-switching between active and standby states. Use Value: Four programmable modes allow dynamic rail reconfiguration - disabling SW2 and LDO2 during sleep, reducing system idle power by 68 %. |
| i.MXRT-Based Edge Gateway | Low-Power Industrial Controller |
Use Scenario: Compact industrial gateway using i.MXRT1060 with USB, Ethernet, and CAN interfaces. IC Role / Device Role / Timing Role: PCA9421BSZ delivers 1.0 V core (SW1), 3.3 V I/O (SW2), 1.8 V always-on (LDO1), and 3.3 V USB PHY (LDO2) with coordinated power-good sequencing. Use Value: SYSRSTn ensures deterministic MCU reset if any rail fails during boot; INTB flags ASYS pre-warning before brownout, enabling graceful shutdown. |
Use Scenario: DIN-rail mounted PLC module with isolated RS-485, real-time clock, and non-volatile memory. IC Role / Device Role / Timing Role: PCA9421BSZ provides fault-tolerant power: SW1 powers CPU, SW2 powers communication ICs, LDO1 maintains RTC during main power loss, LDO2 powers EEPROM. Use Value: VBAT_BKUP input and automatic LDO1 source selection preserve timekeeping and configuration during 100 ms AC dropout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS650361RGER | Single-buck + dual-LDO; no mode switching; fixed 1.2 V/3.3 V outputs; no VBAT_BKUP support | Lacks always-on backup domain and dynamic mode control; suited for simpler fixed-rail systems | Choose for cost-sensitive designs where four independent programmable rails and battery-backed RTC are unnecessary |
| MAX20029ATPA/VY+ | Dual-buck + triple-LDO; 2.2–5.5 V input; no I²C; resistor-programmed outputs; no thermal warning | No digital configurability; output voltages set at startup only; no runtime reconfiguration or interrupt reporting | Prefer when deterministic analog configuration suffices and firmware-level power-state coordination is not required |
Compared with TPS650361RGER and MAX20029ATPA/VY+, the PCA9421BSZ uniquely integrates four independently programmable rails, four-mode I²C-controlled power states, VBAT_BKUP-aware LDO1, and thermal/interrupt reporting - making it optimal for adaptive, battery-constrained microcontroller platforms requiring runtime power agility.
Availability
PCA9421BSZ is available at Aetrix Electronics and suitable for wearable health monitors, smart sensor nodes, i.MXRT-based edge gateways, and low-power industrial controllers requiring stable component supply across extended production lifecycles.
Supply support for PCA9421BSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in power management and microcontroller ecosystems.
The PCA9421BSZ belongs to NXP's dedicated low-power PMIC product line, engineered specifically to simplify power architecture design for energy-constrained microcontroller applications including i.MXRT, RT5xx, and RT6xx families.
FAQ
What is the maximum input voltage rating for the VIN pin on the PCA9421BSZ?
The VIN pin of the PCA9421BSZ is rated for up to 20 V, with built-in overvoltage protection (OVP) configurable via I²C to either 5.5 V or 6 V. This tolerance allows direct connection to unregulated 12 V or 19 V adapter inputs while maintaining safe operation under transient conditions - critical for robust industrial and automotive accessory designs using the PCA9421BSZ.
Does the PCA9421BSZ support backup battery operation for real-time clock (RTC) functionality?
Yes, the PCA9421BSZ supports RTC backup via its VBAT_BKUP pin, which powers the always-on LDO1 (1.7–1.9 V). When main supply ASYS drops, LDO1 automatically switches to the higher of ASYS or VBAT_BKUP - enabling continuous RTC operation from a coin cell. This behavior is intrinsic to the PCA9421BSZ's power architecture and requires no external circuitry beyond connecting the battery to VBAT_BKUP.
How does the PCA9421BSZ handle power-up sequencing across its four voltage rails?
The PCA9421BSZ enforces strict power-up priority: rails transitioning from disabled to enabled must reach 90 % of target voltage before any rail transitions from enabled to disabled. This sequencing is hardwired into the PCA9421BSZ's state machine and applies during initial boot, mode switching, and on-the-fly voltage changes - ensuring reliable initialization of complex microcontrollers like the i.MXRT series without external supervision.
Can the PCA9421BSZ's output voltages be changed dynamically during system operation?
Yes, the PCA9421BSZ supports on-the-fly voltage reconfiguration for all four rails via its I²C interface - including SW1, SW2, LDO1, and LDO2 - without interrupting system operation. Voltage transitions occur smoothly with active discharge control, and SYSRSTn remains deasserted during the change, as confirmed in Section 8.9 of the PCA9421BSZ datasheet Rev. 1.0.
What thermal protection features are implemented in the PCA9421BSZ?
The PCA9421BSZ includes two independent thermal features: a programmable thermal warning (75–90 °C, 2-bit) that asserts INTB, and a programmable thermal shutdown (95–125 °C, 3-bit) that forces regulator shutdown. Both thresholds are set via I²C registers and operate independently of ambient temperature - providing precise, field-configurable thermal management for the PCA9421BSZ in enclosed or high-density PCB layouts.
PCA9421BSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Microcontroller, MCU
- Current - Supply:
- 5.5µA
- Voltage - Supply:
- 3.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-HVQFN (3x3)
PCA9421BSZ FAQ
1.How can I place an order for PCA9421BSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9421BSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9421BSZ reliable?
The price and inventory of PCA9421BSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9421BSZ is usually 5 days.
3.What payment methods are accepted for PCA9421BSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9421BSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9421BSZ?
PCA9421BSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9421BSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9421BSZ?
For technical support, including PCA9421BSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9421BSZ requirements.
6.How does Aetrix verify that PCA9421BSZ is sourced from the original manufacturer or authorized distributors?
All PCA9421BSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9421BSZ meets industry standards.
7.What is the process for return or replacement of PCA9421BSZ?
All PCA9421BSZ units undergo pre-shipment inspection (PSI). If there is an issue with PCA9421BSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9421BSZ part is unused and in its original packaging.
Return procedure for PCA9421BSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9421BSZ Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

