Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Over Ethernet (PoE) Controllers

Microchip Technology PD69200R-021126-TR

Name: PD69200R-021126-TR
Brand: Microchip Technology
SKU: PD69200R-021126-TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PD69200R-021126-TR

Manufacturer:: Microchip Technology

Category:: Power Over Ethernet (PoE) Controllers

Package:: 32-VFQFN Exposed Pad

Datasheet:: PD69200R-021126-TR.pdf

Description:: MCU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,188

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PD69200R-021126-TR from Microchip Technology is a Power over Ethernet (PoE) Power Sourcing Equipment (PSE) controller implementing IEEE 802.3af/at/bt and HDBaseT PoH standards. It integrates with PD69208T4/PD69204T4/PD69208M managers to deliver up to 90 W per port via four-pair operation, supports 16 power banks across four supplies, and operates in Class, Dynamic, or Static power management modes. It serves as the system-level control unit in enterprise switches and midspan injectors requiring multi-port PoE classification and real-time port monitoring.

For engineers reviewing the PD69200R-021126-TR datasheet, PD69200R-021126-TR pinout, PD69200R-021126-TR application, or PD69200R-021126-TR equivalent, key selection criteria include IEEE 802.3bt compliance, 32-pin QFN package compatibility, I²C/UART/SPI host interface support, firmware-upgradable architecture, and integration readiness with Microchip's PD692xx manager family.

Technical Context

The PD69200R-021126-TR implements a hierarchical PSE architecture: it communicates with up to 12 PoE managers (e.g., PD69208T4) via SPI at 1 MHz to coordinate up to 48 logical ports, while hosting its own firmware (P2.xx or P3.xx) for 802.3af/at or 802.3bt/PoH support. Its NXP MKL15Z128VFM4-based core enables standalone operation or host-controlled mode via UART (19.2 kbps) or I²C (400 kHz with clock stretch).

Hardware features include dedicated interrupt signaling (xINT_OUT), system status indication (xSys_OK), LED stream control (xLED_CS/xLED_LATCH/xLED_OE), fan control (FAN_CONTROL), and port disable input (xDISABLE_PORTS). All digital I/O operates at 3.3 V with ESD immunity of ±2000 V HBM and ±500 V CDM.

Key Specifications

Parameter	Value and Actual Design Meaning
Standards Support	IEEE 802.3af, 802.3at, 802.3bt, and HDBaseT PoH - enables full backward compatibility and 90 W four-pair delivery
Max Port Power	45 W on two pairs / 90 W on four pairs - meets Type 3 and Type 4 PSE requirements per IEEE 802.3bt
Port Scalability	Cascades up to 12 PoE managers for 48 logical ports - supports high-density switch designs without external arbitration logic
Power Management Modes	Class (LLDP), Dynamic, and Static - allows flexible power allocation based on device negotiation, real-time load, or fixed budgeting
Supply Voltage	3.0–3.63 V (VDD/VDDA) - compatible with standard 3.3 V LDOs and tolerant of typical board rail variation
Operating Temp	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments
Package	32-pin QFN, 5 mm × 5 mm - surface-mount footprint with exposed thermal pad for efficient heat dissipation (θJA = 33 °C/W)

Pinout & Package

PD69200R-021126-TR is housed in a 32-pin, 5 mm × 5 mm QFN package with an exposed thermal pad (ePAD) requiring connection to VSSA for thermal performance. The package is RoHS-compliant, MSL3 rated, and designed for Pb-free reflow with peak temperature ≤260 °C.

Pin/Terminal	Circuit Role	Design Meaning
1–2, 9, 13–14, 17–18, 23, 29	Reserved	Unused pins - must be left open (1–2), pulled to 3.3 V (2, 9, 14), or tied to GND (23) per datasheet guidance
3–6	ESPI Bus Interface	Chip select (ESPI_xCS), clock (ESPI_SCK), MOSI/MISO - controls communication with PD692xx managers at 1 MHz
7, 15	VDDA / VDD	Analog/digital 3.3 V supply inputs - require local decoupling; VDDA powers analog circuitry including detection comparators
8, 16	VSSA / VSSD	Analog/digital ground - separate planes recommended; ePAD must connect to VSSA
11–12	UART0_RX / UART0_TX	Asynchronous host interface - 19.2 kbps, 8N1, pull-up required on RX; used for configuration, telemetry, and firmware updates
20–21	I2C0_SCL / I2C0_SDA	Bi-directional I²C interface - 400 kHz max, requires host clock stretch support; used for low-overhead host polling
22	I2C_ADDR_MEAS	Analog voltage-selectable interface mode pin - sets UART/I²C selection and I²C address (0x04–0x3C) via external resistor divider
24–25	xI2C_MESSAGE_READY / xINT_OUT	Interrupt signaling - active-low flags indicating message availability or event occurrence (e.g., port fault, classification complete)
26–28	xLED_CS / xLED_LATCH / xLED_OE	LED stream control - enables synchronized multi-color LED status reporting across all PoE ports without host CPU overhead
30	FAN_CONTROL	Active-high logic output - directly drives fan drivers or PWM controllers for thermal management of PoE power stages
31	xDISABLE_PORTS	Global port shutdown input - active-low signal disables all PoE ports immediately, supporting emergency power cutoff
32	xSys_OK/LED System OK	System health indicator - active-low output reflects firmware initialization success and continuous runtime validity

Key Features

Feature	Design Value
Firmware Upgradability	Field-upgradeable via UART or I²C using 15-byte protocol - eliminates need for reprogramming hardware during system deployment
Multi-Manager Cascading	Supports up to 12 PD692xx managers (0–11 addresses) - enables scalable 48-port systems without external multiplexing or arbitration logic
Three Power Management Modes	Class (LLDP), Dynamic, and Static - provides deterministic power budgeting, adaptive load-based allocation, or fixed-per-port limits
Legacy Device Detection	Supports pre-standard and IEEE-compliant PD detection - ensures interoperability with older PoE-powered devices
LED Stream Interface	Dedicated xLED_CS/xLED_LATCH/xLED_OE signals - offloads LED status rendering from host MCU, reducing software complexity
Interrupt-Driven Event Handling	xINT_OUT and xI2C_MESSAGE_READY pins - enable low-latency response to port events (e.g., disconnect, overload) without polling overhead

Applications

Enterprise Switch PSE	Midspan PoE Injector
Use Scenario: 24- or 48-port managed Ethernet switch delivering PoE to IP phones, wireless APs, and security cameras. IC Role / Device Role / Timing Role: Central PSE controller coordinating up to 48 ports via cascaded PD69208T4 managers; handles classification, power negotiation, and fault recovery per port. Use Value: Enables IEEE 802.3bt Type 4 (90 W) support across all ports while maintaining legacy 802.3af/at compatibility and centralized power budgeting.	Use Scenario: Standalone 8- or 16-port midspan injector adding PoE capability to non-PoE network switches. IC Role / Device Role / Timing Role: Primary PSE intelligence layer managing power delivery, detection, and safety monitoring independent of upstream switch control plane. Use Value: Delivers fast, perpetual PoE with automatic re-detection and fast restart - critical for minimizing downtime in deployed infrastructure.
Industrial PoE Hub	Smart Building Controller
Use Scenario: Ruggedized PoE hub powering IoT sensors, actuators, and edge gateways in factory automation or outdoor deployments. IC Role / Device Role / Timing Role: Robust PSE controller operating across –40 °C to +85 °C, interfacing with industrial-grade PD69204T4 managers and supporting dynamic power allocation. Use Value: Provides stable 45 W two-pair or 90 W four-pair delivery with built-in thermal management (FAN_CONTROL) and system-level fault isolation.	Use Scenario: Integrated building management system supplying power and data to lighting controllers, access readers, and HVAC nodes. IC Role / Device Role / Timing Role: Embedded PSE subsystem enabling centralized power provisioning, remote port control (via UART/I²C), and LED status feedback for facility operators. Use Value: Supports Class-based power assignment via LLDP and real-time port measurements - simplifies energy auditing and predictive maintenance.

Enterprise Switch PSE

Midspan PoE Injector

Use Scenario: 24- or 48-port managed Ethernet switch delivering PoE to IP phones, wireless APs, and security cameras.

IC Role / Device Role / Timing Role: Central PSE controller coordinating up to 48 ports via cascaded PD69208T4 managers; handles classification, power negotiation, and fault recovery per port.

Use Value: Enables IEEE 802.3bt Type 4 (90 W) support across all ports while maintaining legacy 802.3af/at compatibility and centralized power budgeting.

Use Scenario: Standalone 8- or 16-port midspan injector adding PoE capability to non-PoE network switches.

IC Role / Device Role / Timing Role: Primary PSE intelligence layer managing power delivery, detection, and safety monitoring independent of upstream switch control plane.

Use Value: Delivers fast, perpetual PoE with automatic re-detection and fast restart - critical for minimizing downtime in deployed infrastructure.

Industrial PoE Hub

Smart Building Controller

Use Scenario: Ruggedized PoE hub powering IoT sensors, actuators, and edge gateways in factory automation or outdoor deployments.

IC Role / Device Role / Timing Role: Robust PSE controller operating across –40 °C to +85 °C, interfacing with industrial-grade PD69204T4 managers and supporting dynamic power allocation.

Use Value: Provides stable 45 W two-pair or 90 W four-pair delivery with built-in thermal management (FAN_CONTROL) and system-level fault isolation.

Use Scenario: Integrated building management system supplying power and data to lighting controllers, access readers, and HVAC nodes.

IC Role / Device Role / Timing Role: Embedded PSE subsystem enabling centralized power provisioning, remote port control (via UART/I²C), and LED status feedback for facility operators.

Use Value: Supports Class-based power assignment via LLDP and real-time port measurements - simplifies energy auditing and predictive maintenance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PoE PSE controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PD69220-021126-TR	Pin-compatible with identical feature set; based on Microchip SAM D21 instead of NXP MKL15Z128VFM4; newer firmware baseline (P3.xx)	Recommended for new designs due to ongoing support and enhanced 802.3bt/PoH firmware; same PCB layout and system integration effort	Select PD69220-021126-TR for new designs requiring long-term roadmap alignment and latest firmware features.
PD69210-021126-TR	Also SAM D21-based; differs in detection method (IEEE 802.3 only vs. IEEE + pre-standard); no legacy detection support	Suitable where only IEEE-compliant PDs are deployed; lacks pre-standard detection needed for older VoIP phones or legacy devices	Choose PD69210-021126-TR only when legacy device interoperability is not required and cost optimization is prioritized.

Compared with PD69200R-021126-TR, PD69220-021126-TR offers extended firmware roadmap and identical hardware integration, while PD69210-021126-TR trades legacy detection capability for simplified qualification - making PD69200R-021126-TR the sole option supporting both IEEE and pre-standard PDs in existing designs.

Availability

PD69200R-021126-TR is available at Aetrix Electronics and suitable for enterprise switching, midspan PoE injection, and industrial infrastructure applications requiring stable component supply, long-lifecycle support, and verified IEEE 802.3bt compliance.

Supply support for PD69200R-021126-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a global provider of microcontrollers, analog, FPGA, and connectivity solutions, with deep expertise in power management and industrial communications ICs.

The PD69200R-021126-TR belongs to Microchip's PoE PSE Controller product line, engineered specifically for high-density, standards-compliant Power over Ethernet systems in enterprise, telecom, and smart infrastructure applications.

FAQ

What IEEE PoE standards does the PD69200R-021126-TR support?

The PD69200R-021126-TR supports IEEE 802.3af (Type 1), 802.3at (Type 2), 802.3bt (Type 3 and Type 4), and HDBaseT PoH standards. It delivers up to 45 W on two pairs and 90 W on four pairs, with full legacy detection for pre-standard devices. Firmware version determines exact feature activation - P2.xx supports af/at/PoH, P3.xx adds full 802.3bt functionality. PD69200R-021126-TR ships with firmware configured per ordering code VVVV2SS.

Is the PD69200R-021126-TR pin-compatible with other controllers in the PD692xx family?

Yes, the PD69200R-021126-TR is pin-compatible with the PD69220-021126-TR, sharing identical pinout, package (32-pin QFN, 5 mm × 5 mm), and electrical interface definitions. This allows drop-in replacement in existing layouts. It is not pin-compatible with PD69210-021126-TR, which shares the same package but differs in reserved pin functions and internal detection logic.

How does the PD69200R-021126-TR communicate with PoE managers like PD69208T4?

The PD69200R-021126-TR uses a dedicated ESPI bus (pins 3–6) to communicate with PD692xx managers at 1 MHz SPI speed. It supports up to 12 managers via address lines ADDR0–ADDR3, enabling 48 logical ports. Communication follows a defined packet structure with control byte, register address, and data fields. The PD69200R-021126-TR acts as SPI master, while managers operate in slave mode.

Can the PD69200R-021126-TR be upgraded in the field, and what interfaces support this?

Yes, the PD69200R-021126-TR supports field firmware upgrades via UART or I²C interfaces using Microchip's 15-byte protocol. UART (pins 11–12) operates at 19.2 kbps, 8N1, with pull-up on RX; I²C (pins 20–21) runs at up to 400 kHz and requires host clock stretch support. Firmware updates retain configuration profiles and do not require reprogramming hardware - essential for deployed systems.

What is the role of the I2C_ADDR_MEAS pin (pin 22) on the PD69200R-021126-TR?

Pin 22 (I2C_ADDR_MEAS) is an analog input that selects both the host interface (UART or I²C) and the I²C slave address. An external resistor divider sets a voltage between 0 V and 3.3 V, mapping to 16 possible I²C addresses (0x04 to 0x3C) or UART mode. For example, 0.3 V selects UART; 0.5 V selects I²C address 0x04. This eliminates jumpers or configuration registers for interface selection.

Does the PD69200R-021126-TR support LED status indication for multiple PoE ports?

Yes, the PD69200R-021126-TR includes a dedicated LED stream interface with three control signals: xLED_CS (chip select), xLED_LATCH (data latch), and xLED_OE (output enable), all active-low. This allows synchronized, multi-color LED status reporting across all managed ports without host CPU intervention - reducing software overhead and enabling real-time visual diagnostics in switches and injectors.

PD69200R-021126-TR Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 32-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Controller (PSE)

Number of Channels:: 48

Power - Max:: 90 W

Internal Switch(s):: No

Auxiliary Sense:: Yes

Standards:: 802.3at (PoE+), 802.3af (PoE), 802.3bt

Voltage - Supply:: 3V ~ 3.63V

Current - Supply:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Supplier Device Package:: 32-QFN (5x5)

PD69200R-021126-TR FAQ

1.How can I place an order for PD69200R-021126-TR through Aetrix?

Please submit a Request for Quotation (RFQ) for PD69200R-021126-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PD69200R-021126-TR reliable?

The price and inventory of PD69200R-021126-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PD69200R-021126-TR is usually 5 days.

3.What payment methods are accepted for PD69200R-021126-TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PD69200R-021126-TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PD69200R-021126-TR?

PD69200R-021126-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PD69200R-021126-TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PD69200R-021126-TR?

For technical support, including PD69200R-021126-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PD69200R-021126-TR requirements.

6.How does Aetrix verify that PD69200R-021126-TR is sourced from the original manufacturer or authorized distributors?

All PD69200R-021126-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PD69200R-021126-TR meets industry standards.

7.What is the process for return or replacement of PD69200R-021126-TR?

All PD69200R-021126-TR units undergo pre-shipment inspection (PSI). If there is an issue with PD69200R-021126-TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PD69200R-021126-TR part is unused and in its original packaging.

Return procedure for PD69200R-021126-TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…