My Inquiry
My Account
Nexperia USA Inc. PESD1IVN24L-QYL
- Part No.:
- PESD1IVN24L-QYL
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOD-882
- Datasheet:
-
PESD1IVN24L-QYL.pdf
- Description:
- PESD1IVN24L-Q/SOD882/DFN1006-2
- Quantity:
- Payment:
- Shipping:
Inventory:7,228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD1IVN24L-Q from Nexperia is a bidirectional ESD protection diode in DFN1006-2 (SOD882) package, designed for automotive in-vehicle network bus lines. It provides 24 V reverse stand-off voltage, 33 V clamping at 3.5 A, 30 kV IEC 61000-4-2 ESD immunity, <1 nA leakage, and AEC-Q101 qualification - deployed on CAN, LIN, FlexRay, and SENT interfaces.
For engineers reviewing the PESD1IVN24L-Q datasheet, PESD1IVN24L-Q pinout, PESD1IVN24L-Q application, or PESD1IVN24L-Q equivalent, key selection criteria include bidirectional clamping performance, ultra-low capacitance (14–17 pF), automotive-grade reliability, and compact 1.0 mm × 0.6 mm footprint for high-density IVN node layouts.
Technical Context
This dual-cathode, bidirectional TVS diode uses two anti-parallel silicon junctions to clamp transient voltages symmetrically across ±24 V standoff. Its low dynamic resistance (0.2 Ω) ensures rapid energy diversion during ESD events with 8/20 µs and 100 ns TLP waveforms.
The device operates within −55 °C to +150 °C ambient range and supports peak pulse current up to 3.5 A per IEC 61000-4-5. Its 14–17 pF capacitance at 0 V bias enables minimal signal distortion on high-speed IVN buses including LIN (up to 20 kbps) and SENT (up to 125 kbps).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage (VRWM) | 24 V - defines maximum continuous operating voltage before conduction begins on automotive IVN lines. |
| Clamping Voltage (VCL) | 33 V (typ.) at 3.5 A - limits transient voltage seen by downstream transceivers during ESD stress. |
| ESD Withstand | ±30 kV per IEC 61000-4-2 and ISO 10605 - meets automotive OEM requirements for connector-level ESD robustness. |
| Diode Capacitance (Cd) | 14–17 pF at 1 MHz, 0 V - preserves signal integrity on LIN and SENT buses without timing skew or rise-time degradation. |
| Leakage Current (IRM) | 1 nA (typ.) at 24 V - avoids parasitic loading of low-power IVN receivers and battery-sensitive modules. |
| Package | DFN1006-2 (SOD882), 1.0 mm × 0.6 mm × 0.48 mm - enables placement directly at board edge connectors with minimal PCB area. |
| Junction Temperature (Tj) | 150 °C max - supports operation in under-hood environments near powertrain ECUs and junction boxes. |
Pinout & Package
DFN1006-2 (SOD882) is a leadless, surface-mount plastic package with 2 terminals, 0.65 mm pitch, and dimensions of 1.0 mm × 0.6 mm × 0.48 mm. The top-side marking "9F" identifies the cathode side; Pin 1 and Pin 2 are both cathodes of anti-parallel diodes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Diode 1) | Connects to protected line (e.g., LIN bus); forms one half of bidirectional clamping path to ground. |
| 2 | Cathode (Diode 2) | Connects to same protected line; completes symmetrical clamping for positive and negative transients. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping architecture | Enables single-device protection of unidirectional IVN signals (e.g., LIN) against ±ESD pulses without polarity constraints. |
| AEC-Q101 qualification | Validated for automotive use across temperature, humidity, mechanical shock, and lifetime reliability per discrete semiconductor stress test standard. |
| Ultra-low 14–17 pF capacitance | Prevents signal attenuation and jitter on low-voltage, low-slew-rate IVN buses such as LIN and SENT. |
| 0.2 Ω dynamic resistance | Ensures fast response (<1 ns) and minimal voltage overshoot during sub-100 ns ESD transients per IEC 61000-4-2. |
| 1 nA reverse leakage at 24 V | Eliminates standby current drain in always-on vehicle networks, supporting low-power sleep modes in body control modules. |
Applications
| Automotive LIN Bus Protection | Automotive CAN FD Interface Protection |
|---|---|
Use Scenario: Protecting LIN slave nodes (e.g., door module sensors) from ESD coupling via harness connectors. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed between LIN transceiver input and vehicle harness connector. Use Value: Maintains 20 kbps data rate integrity while suppressing ±30 kV contact discharge per ISO 10605. |
Use Scenario: Guarding CAN FD physical layer (up to 5 Mbps) in gateway ECUs exposed to chassis-ground transients. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp on CAN_H/CAN_L differential pair prior to transceiver input pins. Use Value: Limits clamping voltage to ≤33 V without degrading signal edge rates or introducing bit errors. |
| Automotive FlexRay Bus Protection | Automotive SENT Sensor Interface Protection |
Use Scenario: Safeguarding FlexRay communication nodes in powertrain control units subjected to under-hood ESD and load dump coupling. IC Role / Device Role / Timing Role: Dual-cathode TVS mounted at FlexRay connector entry point to shunt transients to chassis ground. Use Value: Sustains 10 Mbps deterministic bus operation with <17 pF loading and no duty-cycle distortion. |
Use Scenario: Shielding SENT-compatible pressure/temperature sensors in engine bay applications from assembly-line ESD events. IC Role / Device Role / Timing Role: Point-of-entry ESD suppressor on SENT signal line between sensor output and ECU input buffer. Use Value: Preserves 125 kbps pulse-width modulated timing accuracy with <1 nA leakage in 5 V supply domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Higher VRWM (36 V), higher VCL (48 V at 3.5 A), larger SOT-563 package (2.2 mm × 1.35 mm). | Targets 24 V systems with wider voltage margin; less suitable for space-constrained LIN nodes. | Select when higher standoff voltage is required and board area permits larger footprint. |
| Vishay VEML6030X01 | Unidirectional configuration, lower capacitance (11 pF), but lacks AEC-Q101 qualification and fails ISO 10605 30 kV rating. | Restricted to non-automotive or non-safety-critical IVN segments; not validated for automotive production. | Use only in non-automotive industrial LIN/Sent designs where AEC-Q101 is not mandated. |
Compared with NUP4105MR6T1G and VEML6030X01, PESD1IVN24L-Q uniquely balances AEC-Q101 compliance, 24 V system alignment, 14–17 pF capacitance, and 1.0 mm × 0.6 mm size - making it optimal for space-limited, production-grade automotive IVN nodes requiring full OEM ESD certification.
Availability
PESD1IVN24L-Q is available at Aetrix Electronics and suitable for automotive LIN, CAN FD, FlexRay, and SENT interface designs requiring stable component supply, long-term lifecycle support, and traceable sourcing for Tier-1 and OEM programs.
Supply support for PESD1IVN24L-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable discrete, logic, and MOSFET solutions for automotive, industrial, and mobile markets.
PESD1IVN24L-Q belongs to Nexperia's Automotive ESD Protection portfolio, engineered specifically for robust, low-capacitance transient suppression on in-vehicle network buses under AEC-Q101 stress conditions.
FAQ
What is the maximum peak pulse current rating for PESD1IVN24L-Q?
The rated peak pulse current (IPPM) is 3.5 A under an 8/20 µs exponential waveform per IEC 61000-4-5. This value is confirmed in both the Quick Reference Data and Limiting Values tables of the official Nexperia datasheet dated 7 March 2023. It represents the highest non-repetitive surge the device can safely clamp without degradation.
Does PESD1IVN24L-Q support both IEC 61000-4-2 and ISO 10605 ESD standards?
Yes - the device is rated for ±30 kV per IEC 61000-4-2 (contact discharge) and ±30 kV per ISO 10605 using both C = 330 pF/R = 330 Ω and C = 150 pF/R = 330 Ω test configurations. These values are explicitly stated in Section 2 (Features and benefits) and Table 5 (Limiting values) of the datasheet.
How is the DFN1006-2 package oriented during PCB layout?
The marking bar on the top surface indicates the cathode side; Pin 1 (K1) and Pin 2 (K2) are both cathodes and occupy opposing ends of the 1.0 mm × 0.6 mm body. The recommended reflow footprint (Figure 9) shows solder pads aligned to the 0.65 mm pitch, with no anode terminal - confirming its dual-cathode, bidirectional construction.
Is PESD1IVN24L-Q suitable for protecting SENT interface lines?
Yes - its 14–17 pF capacitance, 1 nA leakage, and 33 V clamping at 3.5 A meet SENT specification requirements for signal fidelity and ESD resilience. Figure 7 in the datasheet explicitly illustrates its use in a LIN node, and Section 3 lists SENT among qualified applications; its electrical profile is equally valid for SENT's 125 kbps PWM timing.
PESD1IVN24L-QYL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOD-882
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- 25.5V
- Voltage - Clamping (Max) @ Ipp:
- 42V
- Current - Peak Pulse (10/1000µs):
- 3.5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- CAN
- Capacitance @ Frequency:
- 17pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1006-2
PESD1IVN24L-QYL FAQ
1.How can I place an order for PESD1IVN24L-QYL through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD1IVN24L-QYL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD1IVN24L-QYL reliable?
The price and inventory of PESD1IVN24L-QYL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD1IVN24L-QYL is usually 5 days.
3.What payment methods are accepted for PESD1IVN24L-QYL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD1IVN24L-QYL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD1IVN24L-QYL?
PESD1IVN24L-QYL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD1IVN24L-QYL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD1IVN24L-QYL?
For technical support, including PESD1IVN24L-QYL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD1IVN24L-QYL requirements.
6.How does Aetrix verify that PESD1IVN24L-QYL is sourced from the original manufacturer or authorized distributors?
All PESD1IVN24L-QYL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD1IVN24L-QYL meets industry standards.
7.What is the process for return or replacement of PESD1IVN24L-QYL?
All PESD1IVN24L-QYL units undergo pre-shipment inspection (PSI). If there is an issue with PESD1IVN24L-QYL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD1IVN24L-QYL part is unused and in its original packaging.
Return procedure for PESD1IVN24L-QYL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD1IVN24L-QYL Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
