My Inquiry
My Account
Nexperia USA Inc. PESD3V3L1BAZ
- Part No.:
- PESD3V3L1BAZ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-76, SOD-323
- Datasheet:
-
PESD3V3L1BAZ.pdf
- Description:
- TVS DIODE 3.3VWM 26VC SOD323
- Quantity:
- Payment:
- Shipping:
Inventory:2,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD3V3L1BAZ from Nexperia is a low-capacitance bidirectional ESD protection diode in SOD323 (SC-76) package, designed to protect one signal line against IEC 61000-4-2 level 4 ESD (±30 kV contact), IEC 61000-4-5 surge (18 A), with 3.3 V reverse standoff voltage, 101 pF capacitance, and 26 V clamping voltage at 18 A. It serves in high-speed data lines where low loading and bidirectional transient suppression are critical.
For engineers reviewing the PESD3V3L1BAZ datasheet, PESD3V3L1BAZ pinout, PESD3V3L1BAZ application, or PESD3V3L1BAZ equivalent, this page delivers verified electrical parameters, validated SOD323 terminal mapping, real-world protection use cases for USB/ HDMI/ audio interfaces, and confirmed alternative parts with documented clamping and capacitance trade-offs.
Technical Context
The PESD3V3L1BAZ implements a dual-cathode, bidirectional TVS structure - two back-to-back Zener-like junctions sharing a common anode node - enabling symmetrical clamping for ± polarity transients on a single line. Its design targets fast response (<1 ns) to ESD events while maintaining sub-100 pF capacitance to avoid signal integrity degradation on high-frequency lines.
It operates within a -65 °C to +150 °C junction temperature range, supports non-repetitive 8/20 µs surge pulses up to 500 W, and achieves ultra-low leakage (0.09 µA typical at 3.3 V), making it suitable for battery-powered and always-on interface protection without measurable standby current penalty.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 3.3 V reverse standoff voltage - ensures no conduction during normal 3.3 V logic-level signaling, preserving signal integrity. |
| Cd | 101 pF diode capacitance at 1 MHz - low enough to avoid distortion on USB 2.0 or I²C lines operating up to ~400 MHz. |
| VCL | 26 V clamping voltage at 18 A IPPM - limits transient overvoltage to safe levels for 3.3 V IO circuits per IEC 61000-4-5. |
| ESD Rating | ±30 kV contact discharge (IEC 61000-4-2 Level 4) - exceeds industrial immunity requirements for handheld and peripheral ports. |
| PPPM | 500 W peak pulse power - sustains high-energy surges without thermal runaway under standardized 8/20 µs waveform. |
| IRM | 0.09 µA reverse leakage at VRWM - negligible current draw in battery-sensitive applications like portable audio devices. |
Pinout & Package
SOD323 (SC-76) surface-mount plastic package: 2-terminal, 1.7 mm × 1.25 mm × 0.95 mm body, 1.3 mm lead pitch, cathode-bar marked end.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (cathode of diode 1) | Connects to protected line; forms first half of bidirectional clamp path when positive transient occurs. |
| 2 | K2 (cathode of diode 2) | Connects to same protected line; completes symmetrical clamp path for negative transients relative to ground. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC-coupled or bidirectional data lines (e.g., USB D+, D−, I²C SDA/SCL) without polarity constraints. |
| 101 pF capacitance | Minimizes signal rise-time degradation and insertion loss on 480 Mbps USB 2.0 or 3.4 Mbps CAN FD lines. |
| 26 V clamping at 18 A | Keeps downstream 3.3 V transceivers within absolute maximum ratings during 1 kV EFT or lightning-induced surges. |
| 0.09 µA leakage | Eliminates measurable impact on battery life in always-connected IoT sensors or wearables with 10-year shelf-life targets. |
Applications
| USB 2.0 Interface Protection | HDMI CEC Channel |
|---|---|
Use Scenario: Protecting D+ and D− differential pair on USB 2.0 host ports exposed to user-handled cables and ESD-prone environments. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at USB connector, clamping ±15 kV air/±30 kV contact ESD before reaching PHY. Use Value: Prevents latch-up or gate oxide damage in USB transceivers while adding <0.1 dB insertion loss at 480 MHz. | Use Scenario: Safeguarding HDMI Consumer Electronics Control (CEC) line shared across multiple AV devices in home theater systems. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp on 1-bit open-drain CEC bus operating at ≤ 400 kHz, co-located with HDMI connector. Use Value: Maintains CEC signal timing integrity (tLOW ≥ 1.5 ms) with no added RC delay due to 101 pF loading. |
| Audio Line Input Protection | Industrial RS-485 Data Line |
Use Scenario: Shielding analog audio input jacks on professional mixers or USB-C DACs from handling ESD during cable plugging. IC Role / Device Role / Timing Role: Symmetrical clamp on unbalanced line-level (±2 Vpp) or balanced audio inputs referenced to chassis ground. Use Value: Avoids audible pop/click artifacts by limiting transient overshoot to <26 V while contributing <1 mΩ series resistance. | Use Scenario: Protecting RS-485 receiver inputs in factory automation nodes connected to long, unshielded field wiring. IC Role / Device Role / Timing Role: Primary surge limiter on A/B differential pair, coordinated with common-mode choke and TVS array. Use Value: Withstands 18 A IEC 61000-4-5 surge pulses without degradation, extending node uptime in electrically noisy plant floors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Higher capacitance (130 pF), lower clamping (20 V at 12 A), quad-channel configuration | Requires PCB area for four-line protection; less optimal for single-line space-constrained designs | Select when protecting multiple adjacent lines (e.g., USB ID/VBUS/D+/D−) with shared ground return. |
| Vishay ESDBLE5.0D1W | Lower VRWM (5.0 V), higher ESD rating (±30 kV), identical 101 pF capacitance | Not suitable for 3.3 V logic lines - risks leakage and false triggering near 3.3 V rail | Prefer only for 5 V tolerant interfaces such as legacy UART or GPIO with margin above 5 V. |
Compared with NUP4105MR6T1G and ESDBLE5.0D1W, PESD3V3L1BAZ offers the optimal balance of 3.3 V compatibility, 101 pF loading, and 26 V clamping - making it the most direct fit for modern low-voltage, high-speed serial interfaces without redesigning layout or signal conditioning.
Availability
PESD3V3L1BAZ is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI CEC channel safeguarding, and industrial RS-485 data line surge suppression requiring stable component supply across production ramps and long-lifecycle deployments.
Supply support for PESD3V3L1BAZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
The PESD3V3L1BAZ belongs to Nexperia's PESD family of ultra-low-capacitance ESD protection diodes, engineered specifically for preserving signal fidelity on high-speed digital and analog interfaces while meeting stringent IEC 61000-4-2 and IEC 61000-4-5 compliance.
FAQ
What is the maximum continuous reverse voltage the PESD3V3L1BAZ can withstand?
The PESD3V3L1BAZ has a reverse standoff voltage (VRWM) of 3.3 V, meaning it blocks up to 3.3 V DC or steady-state AC signals without conducting. This value is confirmed in Table 6 of the datasheet under "Characteristics" and defines its safe operating window for 3.3 V logic and interface applications.
Does the PESD3V3L1BAZ require external biasing or control signals?
No - the PESD3V3L1BAZ is a passive, two-terminal device with no pins for enable, ground reference, or control. It functions solely via avalanche breakdown during overvoltage events and draws zero static current during normal operation at VRWM or below.
Can PESD3V3L1BAZ be used to protect a 5 V logic line?
No - its 3.3 V VRWM means it will begin leaking significantly above ~3.6 V and may clamp prematurely on 5 V signals, disrupting normal operation. For 5 V lines, select a part rated for ≥5.5 V VRWM, such as Nexperia's PESD5V0L1BAZ.
How is the bidirectional behavior physically implemented in PESD3V3L1BAZ?
The device integrates two oppositely oriented PN junctions sharing a common anode node - effectively two Zener-like diodes in series anode-to-anode - allowing symmetric conduction for both positive and negative transients relative to ground, as shown in Figure 8 of the datasheet application diagram.
PESD3V3L1BAZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-76, SOD-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5.8V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 18A (8/20µs)
- Power - Peak Pulse:
- 500W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 101pF @ 1MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-323
PESD3V3L1BAZ FAQ
1.How can I place an order for PESD3V3L1BAZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD3V3L1BAZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD3V3L1BAZ reliable?
The price and inventory of PESD3V3L1BAZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD3V3L1BAZ is usually 5 days.
3.What payment methods are accepted for PESD3V3L1BAZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD3V3L1BAZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD3V3L1BAZ?
PESD3V3L1BAZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD3V3L1BAZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD3V3L1BAZ?
For technical support, including PESD3V3L1BAZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD3V3L1BAZ requirements.
6.How does Aetrix verify that PESD3V3L1BAZ is sourced from the original manufacturer or authorized distributors?
All PESD3V3L1BAZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD3V3L1BAZ meets industry standards.
7.What is the process for return or replacement of PESD3V3L1BAZ?
All PESD3V3L1BAZ units undergo pre-shipment inspection (PSI). If there is an issue with PESD3V3L1BAZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD3V3L1BAZ part is unused and in its original packaging.
Return procedure for PESD3V3L1BAZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD3V3L1BAZ Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
