Nexperia USA Inc. PESD5V0U2BT-QR
- Part No.:
- PESD5V0U2BT-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD5V0U2BT-QR.pdf
- Description:
- PESD5V0U2BT-Q/SOT23/TO-236AB
- Quantity:
- Payment:

- Shipping:

Inventory:2,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5V0U2BT-Q from Nexperia is a bidirectional double ESD protection diode in SOT23 package, designed to safeguard two high-speed data lines against electrostatic discharge up to ±10 kV contact (IEC 61000-4-2 Level 4), with ultra-low capacitance of 2.9 pF (typ.) and reverse standoff voltage of 5 V - deployed in automotive Ethernet, SIM card interfaces, and FireWire signal paths.
For engineers reviewing the PESD5V0U2BT-Q datasheet, PESD5V0U2BT-Q pinout, PESD5V0U2BT-Q application, or PESD5V0U2BT-Q equivalent, key selection criteria include clamping voltage under ESD stress, differential capacitance at 1 MHz, leakage current at 5 V, AEC-Q101 qualification status, and common-cathode dual-diode topology for compact two-line protection.
Technical Context
This device implements a dual-channel, common-cathode bidirectional TVS structure optimized for high-speed signal integrity. Each channel provides symmetrical clamping in both polarities, with typical breakdown voltage of 7 V and clamping voltage ≤12 V at 8 A IPP, enabling robust protection without signal distortion on lines operating up to 1 Gbps.
Its ultra-low 2.9 pF capacitance (measured at 1 MHz, 0 V bias) and sub-100 nA reverse leakage at VRWM = 5 V ensure minimal loading on USB 2.0, HDMI, and 10/100/1000BASE-T Ethernet lanes. The SOT23 footprint supports automated placement and reflow while maintaining thermal stability up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage (VRWM) | 5 V - Maximum continuous working voltage before conduction begins; defines safe operating range for 3.3 V and 5 V data buses. |
| Diode Capacitance (Cd) | 2.9 pF (typ.) at 1 MHz, 0 V - Enables use on >500 Mbps differential lines without measurable signal rise-time degradation. |
| ESD Withstand (IEC 61000-4-2) | ±10 kV contact / ±15 kV air - Meets automotive and industrial immunity requirements for connector-facing protection. |
| Reverse Leakage Current (IRM) | 5 nA (typ.) at 5 V - Ensures negligible DC loading on low-power sensor or SIM card I/O lines. |
| Breakdown Voltage (VBR) | 7 V (typ.) at 5 mA - Defines onset of avalanche conduction; ensures margin above VRWM for reliable turn-on during transients. |
| Junction Temperature (Tj) | 150 °C max - Supports operation in under-hood automotive environments and thermally constrained portable enclosures. |
Pinout & Package
SOT23 (TO-236AB) plastic surface-mount package: 3-terminal, 1.9 mm pitch, 2.9 mm × 1.3 mm × 1.0 mm body height; optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (K1) | Cathode of Diode 1 | Connects to first protected line (e.g., USB D+); conducts transient current to common cathode when line goes negative relative to ground. |
| 2 (K2) | Cathode of Diode 2 | Connects to second protected line (e.g., USB D−); enables independent bidirectional clamping per line with shared return path. |
| 3 (CC) | Common Cathode | Single low-inductance connection point to system ground; minimizes loop area and improves ESD energy dissipation efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional dual-line protection | Two independent ESD channels share one ground terminal, reducing PCB real estate vs. discrete diodes and eliminating mismatched clamping thresholds. |
| Ultra-low 2.9 pF capacitance | Preserves signal integrity on high-speed interfaces (e.g., FireWire, Ethernet PHY) without requiring trace length compensation or equalization. |
| AEC-Q101 qualified | Validated for automotive applications including infotainment head units and telematics modules, with full temperature cycling and HTRB testing. |
| 10 kV contact ESD rating | Exceeds IEC 61000-4-2 Level 4 requirement, ensuring reliability in manufacturing handling and end-user environments with frequent plug/unplug cycles. |
| Sub-100 nA leakage at 5 V | Prevents battery drain in always-on portable electronics (e.g., SIM card slots, Bluetooth accessories) over multi-year service life. |
Applications
| USB 2.0 Interface Protection | Automotive Ethernet PHY Protection |
|---|---|
|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports in vehicle infotainment systems exposed to repeated hot-plug events and ESD from user interaction. IC Role / Device Role / Timing Role: Dual-channel bidirectional clamp placed within 3 mm of USB connector, shunting ESD pulses to chassis ground before reaching the USB transceiver IC. Use Value: Maintains <1.5% signal attenuation at 480 Mbps due to 2.9 pF capacitance, while surviving ≥10,000 insertion cycles per AEC-Q200. |
Use Scenario: Safeguarding 100BASE-T1 or 1000BASE-T1 PHY differential pairs in ADAS domain controllers where ESD immunity must meet ISO 10605. IC Role / Device Role / Timing Role: Common-cathode dual diode placed at Ethernet magnetics interface, clamping common-mode transients before entering transformer-coupled PHY inputs. Use Value: Enables compliance with automotive EMC test levels (±8 kV contact) without degrading 100 MHz bandwidth or introducing jitter via parasitic capacitance. |
| SIM Card Slot Protection | FireWire (IEEE 1394) Data Line Protection |
|
Use Scenario: Shielding VCC, I/O, and CLK pins of embedded SIM (eSIM) sockets in telematics control units from ESD during module replacement or field servicing. IC Role / Device Role / Timing Role: One PESD5V0U2BT-Q protects two critical SIM lines (e.g., I/O + CLK), leveraging low leakage (<5 nA) to avoid disrupting secure boot sequences. Use Value: Prevents false resets or authentication failures caused by ESD-induced latch-up, validated across −40 °C to +105 °C ambient operating range. |
Use Scenario: Securing bidirectional data pairs in legacy FireWire 400/800 ports on professional audio/video equipment subject to studio-floor ESD events. IC Role / Device Role / Timing Role: Dual-diode array installed adjacent to FireWire connector, providing symmetrical clamping on TPB+ and TPB− lines with matched Cd <3.5 pF. Use Value: Eliminates packet loss during live recording sessions by limiting clamping voltage to ≤12 V at 8 A, preserving eye diagram opening at 400 Mbps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESDE0504P2T5G | Higher capacitance (5.5 pF typ.), same 5 V VRWM and ±12 kV ESD rating; uses SOT-553 package (smaller footprint but higher thermal resistance). | Better suited for space-constrained consumer wearables; less optimal for >200 Mbps signals due to higher Cd. | Select when board area is critical and data rate ≤100 Mbps; verify thermal derating for sustained surge events. |
| Vishay VEML6030X01 | Not applicable - this is an ambient light sensor; excluded from equivalence assessment. | N/A | Not a valid alternative; no functional or electrical overlap with PESD5V0U2BT-Q. |
Compared with ESDE0504P2T5G, PESD5V0U2BT-Q offers 2.6 pF lower capacitance for superior high-speed fidelity, while its SOT23 package provides better thermal dissipation than SOT-553 - making it preferred for automotive Ethernet and USB 2.0. No other verified dual-diode ESD protector matches its combination of AEC-Q101, 2.9 pF, and common-cathode layout.
Availability
PESD5V0U2BT-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, USB 2.0 interface hardening, and SIM card slot safeguarding requiring stable component supply across extended production lifecycles.
Supply support for PESD5V0U2BT-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with core competencies in ESD protection, MOSFETs, and analog solutions.
This device belongs to Nexperia's Automotive-qualified ESD Protection portfolio, engineered specifically for robust, low-capacitance transient suppression in safety-critical and high-data-rate automotive and industrial communication interfaces.
FAQ
What is the maximum clamping voltage of PESD5V0U2BT-Q during an 8 A ESD pulse?
The typical clamping voltage (VCL) is ≤12 V at 8 A peak pulse current (IPP), measured per IEC 61000-4-2 waveform. This value ensures protected ICs downstream-such as USB transceivers or Ethernet PHYs-remain below their absolute maximum input voltage ratings during transient events.
Can PESD5V0U2BT-Q be used for unidirectional signal lines?
No-it is strictly a bidirectional device with symmetrical V-I characteristics. Its common-cathode configuration requires both protected lines to reference the same ground potential. For unidirectional protection (e.g., power rail to ground), a single-channel unidirectional TVS like PESD5V0R1B should be selected instead.
How does the 2.9 pF capacitance impact 1000BASE-T1 Ethernet performance?
At 600 MHz (the upper frequency limit of 1000BASE-T1), 2.9 pF introduces <0.1 dB insertion loss and <0.5° phase shift across the differential pair-well within IEEE 802.3bp compliance margins. Layout best practices (short traces, ground stitching vias) further minimize any residual impedance discontinuity.
Is the SOT23 package lead-free and RoHS-compliant?
Yes-PESD5V0U2BT-Q is manufactured using lead-free solderable terminations and fully complies with EU RoHS Directive 2011/65/EU and REACH SVHC regulations. The SOT23 package meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1) for unlimited floor life at ≤30 °C/85% RH.
PESD5V0U2BT-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 2
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.5V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Ethernet, Telecom
- Capacitance @ Frequency:
- 2.9pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-236AB
PESD5V0U2BT-QR FAQ
1.How can I place an order for PESD5V0U2BT-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5V0U2BT-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5V0U2BT-QR reliable?
The price and inventory of PESD5V0U2BT-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5V0U2BT-QR is usually 5 days.
3.What payment methods are accepted for PESD5V0U2BT-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5V0U2BT-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5V0U2BT-QR?
PESD5V0U2BT-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5V0U2BT-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5V0U2BT-QR?
For technical support, including PESD5V0U2BT-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5V0U2BT-QR requirements.
6.How does Aetrix verify that PESD5V0U2BT-QR is sourced from the original manufacturer or authorized distributors?
All PESD5V0U2BT-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5V0U2BT-QR meets industry standards.
7.What is the process for return or replacement of PESD5V0U2BT-QR?
All PESD5V0U2BT-QR units undergo pre-shipment inspection (PSI). If there is an issue with PESD5V0U2BT-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5V0U2BT-QR part is unused and in its original packaging.
Return procedure for PESD5V0U2BT-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5V0U2BT-QR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

