My Inquiry
My Account
Diodes Incorporated PI74FCT373ATQE
- Part No.:
- PI74FCT373ATQE
- Manufacturer:
- Diodes Incorporated
- Category:
- Latches
- Package:
- 20-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
PI74FCT373ATQE.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,431
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PI74FCT373ATQE from Pericom Semiconductor is an 8-bit octal transparent latch with 3-state outputs, designed for bus-oriented digital systems requiring data latching and bidirectional bus isolation. It features TTL-compatible input/output levels, 5 V supply operation, ≤3.8 ns propagation delay (tPLH/tPHL), ≤5.5 ns output enable/disable times, and operates across –40°C to +85°C. Used in microprocessor address/data bus buffering and memory interface control.
For engineers reviewing the PI74FCT373ATQE datasheet, PI74FCT373ATQE pinout, PI74FCT373ATQE application, or PI74FCT373ATQE equivalent, key selection criteria include latch enable polarity (active-HIGH), output enable polarity (active-LOW), 20-pin QSOP package compatibility, industrial temperature range support, and low ground bounce performance in high-speed bus environments.
Technical Context
The PI74FCT373ATQE implements a transparent latch architecture where data passes through when LE is HIGH and is captured on the falling edge of LE. Its 3-state outputs are controlled independently by OE (active-LOW), enabling bus sharing without contention. All inputs include hysteresis (200 mV) for noise immunity in noisy industrial environments.
It uses Fast CMOS technology to achieve bipolar FAST™ Series pin compatibility while delivering lower static power (≤500 µA ICC) and higher speed than legacy equivalents. The device supports 5 V ±5% supply, drives 50 pF loads at ≤3.8 ns, and maintains guaranteed logic thresholds (VIH = 2.0 V, VIL = 0.8 V) across full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | 8-bit transparent latch with 3-state outputs; latches data on LE falling edge, outputs disabled when OE = HIGH |
| Propagation Delay | ≤3.8 ns (tPLH/tPHL, CL = 50 pF); enables sub-260 MHz bus timing in synchronous systems |
| Output Enable/Disable | tPZH ≤5.5 ns, tPHZ ≤5.0 ns; allows fast bus turnaround for time-multiplexed address/data lines |
| Supply Voltage | 5.0 V ±5%; compatible with standard TTL and 5 V CMOS logic families without level shifting |
| Operating Temperature | –40°C to +85°C; qualified for industrial-grade embedded control and instrumentation applications |
| Input Hysteresis | 200 mV; suppresses false triggering from slow-rising or noisy control signals like LE/OE |
| Static Current | ≤500 µA ICC; reduces system-level quiescent power in always-on bus interface circuits |
Pinout & Package
PI74FCT373ATQE is housed in a 20-pin QSOP (Q) package with 0.635 mm pitch, 7.6 mm × 3.99 mm body size, and gull-wing leads suitable for automated SMT assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable Input | Active-LOW control: asserts 3-state high-impedance on all O0–O7 outputs when HIGH |
| 2 (O0) | Output 0 | 3-state buffered latch output corresponding to D0; driven only when OE = LOW and data latched |
| 3 (D0) | Data Input 0 | Transparent path to O0 when LE = HIGH; sampled and held when LE transitions LOW |
| 4 (D1) | Data Input 1 | Same behavior as D0; part of 8-bit parallel data path (D0–D7) |
| 5 (O1) | Output 1 | 3-state output synchronized to D1; shares OE/LE control with other outputs |
| 6 (O2) | Output 2 | 3-state output for D2; enables compact 8-bit bus isolation in tight PCB layouts |
| 7 (D2) | Data Input 2 | Third bit of 8-bit latch input group; routed internally to O2 under LE control |
| 8 (D3) | Data Input 3 | Fourth bit of latch input; supports byte-wide data capture from microcontrollers or FPGAs |
| 9 (O3) | Output 3 | 3-state output for D3; contributes to full 8-bit bidirectional bus capability |
| 10 (GND) | Ground Reference | Primary return path for all I/O and internal logic; requires low-inductance PCB connection |
| 11 (VCC) | Power Supply | +5 V ±5% supply input; decoupling capacitor (0.1 µF) required within 5 mm of this pin |
| 12 (O7) | Output 7 | MSB output of 8-bit latch; completes parallel output set O0–O7 for full-byte transfer |
| 13 (D7) | Data Input 7 | MSB input; matches O7 mapping for consistent byte ordering in bus interfaces |
| 14 (D6) | Data Input 6 | Second-highest bit input; part of contiguous D0–D7 input bank aligned with O0–O7 outputs |
| 15 (O6) | Output 6 | MSB-1 output; ensures deterministic bit alignment between input and output banks |
| 16 (O5) | Output 5 | Part of lower 4-bit output group; supports partial-byte read/write operations |
| 17 (D5) | Data Input 5 | Corresponds directly to O5; maintains 1:1 input-output mapping per bit position |
| 18 (D4) | Data Input 4 | Mid-byte input; enables efficient 4-bit nibble latching when full 8-bit use is unnecessary |
| 19 (O4) | Output 4 | Lower-nibble MSB output; facilitates split-bus architectures with separate upper/lower control |
| 20 (LE) | Latch Enable Input | Active-HIGH control: enables transparency when HIGH; captures data on falling edge |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible I/O levels | Guaranteed VIH = 2.0 V, VIL = 0.8 V, VOH ≥ 2.4 V, VOL ≤ 0.55 V - eliminates need for level shifters in mixed-logic systems |
| Low ground bounce | Optimized output driver design minimizes simultaneous switching noise - critical for stable bus signaling in dense PCBs |
| Hysteresis on all inputs | 200 mV input threshold margin - prevents chatter on slow or noisy LE/OE control lines in industrial environments |
| Pin compatibility with FAST™ Series | Direct drop-in replacement for bipolar 74F373 - enables upgrade to lower power and higher speed without board redesign |
| Industrial temperature range | –40°C to +85°C operation - qualified for use in programmable logic controllers, motor drives, and factory automation hardware |
Applications
| Microprocessor Bus Interface | Memory Address Latching |
|---|---|
|
Use Scenario: Isolating and latching address/data bus signals in 8051 or Z80-based embedded systems during memory read/write cycles. IC Role / Device Role / Timing Role: Acts as a transparent latch to hold address bits stable while data transfers occur; OE controls bus release timing. Use Value: Enables single-cycle bus arbitration with ≤3.8 ns propagation and ≤5.5 ns output enable - reducing bus turnaround overhead by >30% vs. legacy 74F373. |
Use Scenario: Capturing and holding memory address lines (A0–A7) for SRAM or EPROM access in resource-constrained controllers. IC Role / Device Role / Timing Role: Latches address bits on LE falling edge; OE synchronizes output drive to memory access strobes. Use Value: Guarantees setup/hold times (tSU = 2.0 ns, tH = 1.5 ns) for reliable 25 MHz memory timing - eliminating external timing margin components. |
| Industrial I/O Expansion | Digital Signal Routing |
|
Use Scenario: Buffering parallel I/O from FPGA or CPLD to relay drivers, ADCs, or display modules in PLC backplanes. IC Role / Device Role / Timing Role: Provides 3-state isolation between multiple peripheral buses sharing common data paths. Use Value: Low ground bounce and hysteresis ensure robust operation in electrically noisy factory floors - reducing signal integrity failures by >90% vs. non-hysteretic latches. |
Use Scenario: Routing configurable digital signals (e.g., sensor outputs, status flags) between subsystems in test equipment or medical devices. IC Role / Device Role / Timing Role: Functions as a controllable signal gate: LE selects source, OE enables destination connection. Use Value: Sub-5 ns output enable/disable allows dynamic reconfiguration of signal paths at >100 MHz effective switching rate - supporting real-time diagnostic modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74F373SCX | Higher ICC (15 mA typical), no input hysteresis, slower tPLH (12 ns max), same 20-pin SOIC package | Not suitable for noisy industrial environments; requires external noise filtering on LE/OE | Select only for legacy board refresh where pinout and package match but speed/power are secondary |
| SN74ACT373N | Higher VCC range (4.5–5.5 V), lower VOL (0.35 V), identical tPLH/tPHL (3.8 ns), 20-pin PDIP package | Requires through-hole assembly; lacks QSOP footprint for space-constrained designs | Prefer for prototyping or low-volume through-hole builds where thermal mass aids hand-soldering |
Compared with 74F373SCX, PI74FCT373ATQE delivers 3× lower static power and noise-immune hysteresis; versus SN74ACT373N, it offers surface-mount QSOP packaging essential for modern high-density PCBs - making it optimal for industrial embedded production.
Availability
PI74FCT373ATQE is available at Aetrix Electronics and suitable for microprocessor bus interface, memory address latching, and industrial I/O expansion requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for PI74FCT373ATQE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Pericom Semiconductor was a fabless provider of high-performance interface, timing, and signal integrity solutions, acquired by Diodes Incorporated in 2016; its legacy logic portfolio remains widely deployed in industrial and communications infrastructure.
The PI74FCT373ATQE belongs to the FCT (Fast CMOS Technology) logic family, engineered specifically for drop-in upgrades of bipolar TTL latches in bus-oriented systems demanding lower power, higher speed, and improved noise immunity.
FAQ
What is the function of the LE and OE pins on the PI74FCT373ATQE?
LE (Latch Enable) is an active-HIGH input that controls data transparency: when HIGH, inputs D0–D7 pass directly to outputs O0–O7; on the falling edge, current inputs are latched. OE (Output Enable) is an active-LOW input that places all outputs O0–O7 into high-impedance state when HIGH, enabling bus sharing. Both pins operate independently and are fully specified across –40°C to +85°C.
Does the PI74FCT373ATQE require external pull-up or pull-down resistors on LE or OE?
No external resistors are required. The PI74FCT373ATQE has TTL-compatible input thresholds (VIH = 2.0 V, VIL = 0.8 V) and internal input hysteresis (200 mV), allowing direct connection to microcontroller GPIOs or FPGA I/O banks without biasing. OE and LE may be driven actively from 3.3 V logic if series current-limiting resistors (≥1 kΩ) are used, but 5 V drive is recommended for guaranteed noise margin.
Can the PI74FCT373ATQE operate reliably at 5.5 V supply?
No. The absolute maximum supply voltage is +7.0 V, but the device is characterized and guaranteed only for VCC = 5.0 V ±5% (4.75 V to 5.25 V). Operation at 5.5 V exceeds the recommended operating condition and may cause increased ICC, reduced noise margin, or accelerated parametric drift over temperature and time - violating the industrial qualification envelope.
How does the PI74FCT373ATQE differ from the PI74FCT573ATQE?
The PI74FCT373ATQE latches data on the falling edge of LE and holds outputs O0–O7 stable until next LE transition; the PI74FCT573ATQE is an octal D-type transparent latch with identical pinout but different internal logic - its outputs follow inputs only while LE is HIGH and retain last state when LE goes LOW. This makes the 373 ideal for address latching, while the 573 suits data sampling where continuous transparency is needed.
PI74FCT373ATQE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- 74FCT
- Package/Case:
- 20-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 4.75V ~ 5.25V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 1.5ns
- Current - Output High, Low:
- 15mA, 64mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QSOP
PI74FCT373ATQE FAQ
1.How can I place an order for PI74FCT373ATQE through Aetrix?
Please submit a Request for Quotation (RFQ) for PI74FCT373ATQE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PI74FCT373ATQE reliable?
The price and inventory of PI74FCT373ATQE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI74FCT373ATQE is usually 5 days.
3.What payment methods are accepted for PI74FCT373ATQE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI74FCT373ATQE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PI74FCT373ATQE?
PI74FCT373ATQE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PI74FCT373ATQE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PI74FCT373ATQE?
For technical support, including PI74FCT373ATQE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI74FCT373ATQE requirements.
6.How does Aetrix verify that PI74FCT373ATQE is sourced from the original manufacturer or authorized distributors?
All PI74FCT373ATQE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI74FCT373ATQE meets industry standards.
7.What is the process for return or replacement of PI74FCT373ATQE?
All PI74FCT373ATQE units undergo pre-shipment inspection (PSI). If there is an issue with PI74FCT373ATQE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PI74FCT373ATQE part is unused and in its original packaging.
Return procedure for PI74FCT373ATQE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PI74FCT373ATQE Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
