Nexperia USA Inc. PIMT1,115
- Part No.:
- PIMT1,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- SC-74, SOT-457
- Datasheet:
-
PIMT1,115.pdf
- Description:
- TRANS 2PNP 40V 100MA 6-TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,940
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PIMT1 from Nexperia is a PNP general-purpose double transistor in a SOT457 (TSOP6) surface-mount package, configured as two independent PNP transistors sharing no internal connection. It supports VCEO = −40 V, IC = −100 mA per device, hFE = 120 (at VCE = −6 V, IC = −1 mA), and is AEC-Q101 qualified for automotive-grade reliability. It is used in compact dual-switching circuits such as LED driver pairs or complementary logic-level translators.
For engineers reviewing the PIMT1 datasheet, PIMT1 pinout, PIMT1 application, or PIMT1 equivalent, key selection criteria include dual-PNP topology in a 6-pin TSOP6 footprint, low-voltage/low-current switching capability, thermal resistance of 208 K/W on FR4, and automotive qualification status - all critical for space-constrained, thermally managed, and automotive-compliant designs.
Technical Context
The PIMT1 integrates two electrically isolated PNP bipolar junction transistors in a single monolithic die housed in a SOT457 plastic package. Each transistor operates independently with identical absolute maximum ratings: VCEO = −40 V, IC = −100 mA, and Ptot = 300 mW at Tamb ≤ 25 °C.
Its DC current gain hFE is specified at 120 (min) under VCE = −6 V and IC = −1 mA, while VCE(sat) reaches −200 mV at IC = −50 mA / IB = −5 mA (pulsed). Transition frequency fT is 100 MHz at VCE = −12 V, IC = −2 mA, confirming suitability for low-frequency switching and audio amplification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −40 V max - defines safe collector-emitter blocking voltage in open-base configuration |
| IC | −100 mA max per transistor - sets continuous load current handling limit |
| hFE | 120 min at −1 mA IC - ensures predictable base drive requirements for switching |
| VCE(sat) | −200 mV max at −50 mA IC - minimizes conduction loss in saturated switch operation |
| fT | 100 MHz - supports audio-band amplification and fast digital switching up to ~10 MHz |
| Rth(j-a) | 208 K/W - indicates thermal performance on standard FR4 PCB with 1 cm² collector pad |
| AEC-Q101 | Qualified - validates reliability for automotive ambient temperature (−65 °C to +150 °C) and stress testing |
Pinout & Package
Package: SOT457 (TSOP6), 6-lead surface-mount plastic package with 0.95 mm pitch, 3.0 × 1.7 mm body size, and exposed thermal pad design optimized for FR4 PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | E1 | Emitter of Transistor 1 - connects to low-side reference or current sink node |
| 2 | B1 | Base of Transistor 1 - controls conduction of TR1 via external current-limited drive |
| 3 | C2 | Collector of Transistor 2 - high-side output node for TR2; shares no internal connection with C1 |
| 4 | E2 | Emitter of Transistor 2 - independent emitter node for TR2, enabling dual-sink configuration |
| 5 | B2 | Base of Transistor 2 - separately controllable input for TR2, enabling independent switching |
| 6 | C1 | Collector of Transistor 1 - primary high-side output for TR1; electrically isolated from C2 |
Key Features
| Feature | Design Value |
|---|---|
| Dual isolated PNP topology | Enables two independent low-side switches or current sinks without cross-coupling or shared terminals |
| AEC-Q101 qualification | Validates robustness for automotive under-hood and infotainment applications across full temperature range |
| Low thermal resistance (208 K/W) | Supports sustained 300 mW dissipation on standard FR4 with minimal heatsinking |
| Compact TSOP6 footprint | Reduces PCB area by ~40% vs. two discrete SOT23 transistors, lowering placement cost |
Applications
| Automotive Interior Lighting Control | Low-Voltage Logic-Level Translation |
|---|---|
Use Scenario: Driving multiple LED strings in dashboard backlighting or ambient lighting modules where space and thermal budget are constrained. IC Role / Device Role / Timing Role: Dual PNP current sink - each transistor independently switches one LED string to ground. Use Value: Eliminates need for two separate SOT23 packages, reducing BOM count and improving layout density while maintaining AEC-Q101 compliance. | Use Scenario: Converting 3.3 V microcontroller GPIO outputs to drive 5 V or 12 V loads in industrial control I/O modules. IC Role / Device Role / Timing Role: Level-shifting PNP switch pair - each transistor acts as an active-low inverter with defined saturation voltage. Use Value: VCE(sat) ≤ −200 mV ensures minimal voltage drop during ON state, preserving margin for downstream logic thresholds. |
| Compact Audio Pre-amplifier Stage | Redundant Sensor Signal Conditioning |
Use Scenario: Building differential or push-pull preamp stages in battery-powered portable audio devices. IC Role / Device Role / Timing Role: Dual PNP amplifier core - configured in common-emitter or emitter-follower topologies for gain or buffering. Use Value: fT = 100 MHz and hFE ≥ 120 support stable gain up to 20 kHz with low distortion and minimal bias network complexity. | Use Scenario: Providing duplicated signal conditioning paths for safety-critical sensors (e.g., brake pedal position) in ADAS subsystems. IC Role / Device Role / Timing Role: Redundant PNP switch pair - each transistor independently enables/disables sensor excitation or signal path selection. Use Value: Electrical isolation between transistors prevents single-point failure propagation, supporting functional safety architecture (e.g., ASIL-B). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-PNP switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BC847BDW1T1G | Higher hFE (200–450), lower VCEO (−45 V), same SOT363 package but NPN+NPN configuration | Not directly substitutable due to NPN polarity; requires circuit redesign for high-side vs. low-side drive | Select only if NPN topology aligns with existing bias scheme and higher gain is required |
| MBT3906DW1T1G | Same PNP+PNP topology, VCEO = −40 V, but hFE = 100 min and Rth(j-a) = 250 K/W (worse thermal performance) | Acceptable for non-automotive or lower-duty-cycle applications where thermal margin is less critical | Prefer when cost sensitivity outweighs AEC-Q101 requirement and thermal derating is acceptable |
Compared with BC847BDW1T1G and MBT3906DW1T1G, the PIMT1 uniquely combines AEC-Q101 qualification, optimized thermal resistance (208 K/W), and guaranteed hFE ≥ 120 in a true dual-PNP configuration - making it the only option among the three qualified for automotive under-hood switching with tight thermal constraints.
Availability
PIMT1 is available at Aetrix Electronics and suitable for automotive interior lighting control, low-voltage logic-level translation, and redundant sensor signal conditioning requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for PIMT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, reliable discrete, logic, and MOSFET solutions, with manufacturing rooted in process technology leadership and automotive-grade quality systems.
The PIMT1 belongs to Nexperia's general-purpose bipolar transistor product line, engineered for space-efficient dual-transistor integration in automotive and industrial control applications where reliability, thermal efficiency, and standardized SMD packaging are essential.
FAQ
Is the PIMT1 pin-compatible with other dual-transistor packages like SOT363?
No. The PIMT1 uses the SOT457 (TSOP6) package with a unique 1–2–3–4–5–6 pin order: E1–B1–C2–E2–B2–C1. SOT363 has different pin mapping (e.g., E–B–C for each transistor in sequence) and smaller dimensions. Mechanical and electrical incompatibility means direct replacement requires PCB redesign.
What is the maximum allowable continuous power dissipation per transistor?
The PIMT1 has a total Ptot rating of 300 mW at Tamb ≤ 25 °C on FR4 with a 1 cm² collector pad. Since it contains two independent transistors, each can dissipate up to 150 mW continuously under balanced loading - assuming equal current distribution and no thermal coupling beyond datasheet test conditions.
Does the AEC-Q101 qualification cover both transistors simultaneously under stress?
Yes. Nexperia's AEC-Q101 qualification applies to the entire PIMT1 device, including both transistors operating concurrently under temperature cycling, humidity bias, and HTRB stress tests. The qualification report confirms functionality and parametric stability for the full dual-transistor structure, not just individual elements.
Can the PIMT1 be used in linear amplification mode with stable bias?
Yes. With hFE ≥ 120 at IC = −1 mA and fT = 100 MHz, the PIMT1 supports stable Class-A or AB biasing in audio preamplifier stages. Designers must ensure VCE remains > −1 V and IC stays within −100 mA to avoid second breakdown, using the provided thermal resistance to manage junction temperature.
PIMT1,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- SC-74, SOT-457
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 PNP (Dual)
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 40V
- Vce Saturation (Max) @ Ib, Ic:
- 200mV @ 5mA, 50mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 120 @ 1mA, 6V
- Power - Max:
- 600mW
- Frequency - Transition:
- 100MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
PIMT1,115 FAQ
1.How can I place an order for PIMT1,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PIMT1,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PIMT1,115 reliable?
The price and inventory of PIMT1,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PIMT1,115 is usually 5 days.
3.What payment methods are accepted for PIMT1,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PIMT1,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PIMT1,115?
PIMT1,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PIMT1,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PIMT1,115?
For technical support, including PIMT1,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PIMT1,115 requirements.
6.How does Aetrix verify that PIMT1,115 is sourced from the original manufacturer or authorized distributors?
All PIMT1,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PIMT1,115 meets industry standards.
7.What is the process for return or replacement of PIMT1,115?
All PIMT1,115 units undergo pre-shipment inspection (PSI). If there is an issue with PIMT1,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PIMT1,115 part is unused and in its original packaging.
Return procedure for PIMT1,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PIMT1,115 Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

