STMicroelectronics PM8803
- Part No.:
- PM8803
- Manufacturer:
- STMicroelectronics
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
PM8803.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,535
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PM8803 from STMicroelectronics is an IEEE 802.3at-compliant integrated PoE-PD interface and current-mode PWM controller in HTSSOP20 package. It integrates a 100 V/0.45 Ω hot-swap MOSFET, supports dual power sources (PoE or auxiliary), delivers up to 1 A DC current limit, and enables flyback/forward/active-clamp topologies with synchronous rectification support - used in VoIP phones and security cameras.
For engineers reviewing the PM8803 datasheet, PM8803 pinout, PM8803 application, or PM8803 equivalent, key selection criteria include IEEE 802.3at Layer 1 classification indication (T2P signal), programmable oscillator frequency (100–1000 kHz), dual gate drivers (GAT1/GAT2) with 1 A peak sink-source capability, and auxiliary source priority logic (SP/SA pins).
Technical Context
The PM8803 implements hardware-based IEEE 802.3at detection and two-event classification with dedicated DET and CLS pins, plus T2P open-drain flag for PSE compatibility verification. Its integrated hot-swap MOSFET handles inrush limiting (140 mA typ.) and DC current control (up to 1 A via DCCL resistor), with UVLO thresholds at 35 V (rising) and 31 V (falling).
The PWM section features a programmable oscillator (RT resistor), adjustable slope compensation, dual complementary low-side drivers (GAT1/GAT2), 80% max duty cycle, and internal thermal shutdown at 160 °C. Gate timing includes programmable delay (DT pin) and leading-edge blanking (60 ns typ.) for stable current-mode operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE Compliance | Full IEEE 802.3at (PoE+) Layer 1 detection & classification; T2P flag confirms 2-event PSE handshake. |
| Hot-swap MOSFET | Integrated 100 V, 0.45 Ω, 1 A rated device - eliminates external FET and reduces BOM count for PoE input stage. |
| Oscillator Range | 100–1000 kHz programmable via FRS pin resistor - enables optimization of magnetics size vs. EMI performance. |
| GAT1/GAT2 Drive | 1 A peak sink/source, 5 Ω typical RDS(on) - directly drives external MOSFETs in forward active-clamp or synchronous flyback designs. |
| Auxiliary Priority | SA pin enables high-priority wall-adapter sourcing; SP pin allows low-voltage auxiliary start-up below nominal PoE voltage. |
| Thermal Protection | Internal shutdown at 160 °C with 30 °C hysteresis - prevents latch-up during overload or poor PCB thermal design. |
| Current Sense Threshold | 0.5 V cycle-by-cycle limit with 60 ns leading-edge blanking - ensures accurate overcurrent protection without noise false triggers. |
Pinout & Package
PM8803 is housed in a thermally enhanced HTSSOP20 package with exposed pad (EP) tied to VSS for improved heat dissipation. Pin layout supports separate analog (ARTN) and power (RTN1/RTN2) grounds to minimize noise coupling in mixed-signal PoE-PD designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CTL | PWM control input | Accepts optocoupler feedback voltage (1–3 V range); gain of 1:4 maps to duty cycle for closed-loop regulation. |
| 5 GAT1 | Main gate driver output | Drives primary-side MOSFET in flyback/forward converters; 1 A peak sink-source capability supports fast switching. |
| 7 GAT2 | Secondary gate driver output | Controls active-clamp switch or synchronous rectifier; programmable delay (DT pin) avoids shoot-through. |
| 13 DET | Detection resistor connection | 100 V-rated pin for signature resistor (24.9 kΩ) - enables IEEE-compliant PD detection phase. |
| 15 CLS | Classification resistor connection | Connects to VSS via resistor to set PoE class (e.g., 12.4 kΩ = Class 4); supports Type 2 (25.5 W) power level. |
| 16 DCCL | DC current limit programming | Resistor to VSS sets interface current limit up to 1 A - exceeds IEEE 802.3at 600 mA for custom high-power designs. |
| 20 T2P | 2-event classification indicator | Open-drain active-low flag - asserts when PSE completes IEEE 802.3at two-event classification, enabling system-level status reporting. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PoE-PD Interface | Combines detection, classification, UVLO, inrush/DC current limiting, and hot-swap MOSFET - reduces external component count by ≥12 parts. |
| Dual Power Source Management | Hardware-selectable priority between PoE and auxiliary inputs (SA/SP pins) - enables seamless switchover without firmware intervention. |
| Programmable SMPS Timing | Oscillator (FRS), delay (DT), and soft-start (CTL) all resistor-programmable - simplifies design iteration across topologies and loads. |
| Robust Thermal & Electrical Protection | 160 °C thermal shutdown, 100 V absolute max rating on VDD/DET, and 2 kV HBM ESD - ensures reliability in industrial Ethernet environments. |
| Synchronous Rectification Support | GAT2 driver with matched timing and 1 A drive strength - enables high-efficiency secondary-side control in flyback designs. |
Applications
| VoIP Phones | WLAN Access Points |
|---|---|
|
Use Scenario: Powered via Cat5e/Cat6 Ethernet cabling in enterprise office deployments with centralized PoE switches. IC Role / Device Role / Timing Role: Primary PoE-PD interface and SMPS controller managing 48 V to 3.3/5 V conversion with auxiliary fallback. Use Value: Eliminates need for separate PD IC and PWM controller; T2P flag validates PSE compliance before enabling full load. |
Use Scenario: High-density wireless infrastructure requiring >25 W per port for dual-band 802.11ac operation. IC Role / Device Role / Timing Role: Enables IEEE 802.3at Type 2 classification and drives forward-active-clamp topology for >90% efficiency at full load. Use Value: Integrated 1 A hot-swap MOSFET and programmable DC current limit allow safe operation at 30 W+ with margin. |
| Security Cameras | PoE+ Powered Appliances |
|
Use Scenario: Outdoor IP cameras with IR illumination and video streaming, powered remotely over long cable runs. IC Role / Device Role / Timing Role: Manages PoE input conditioning, auxiliary adapter fallback (SA pin), and synchronous flyback for low-noise 12 V rail. Use Value: Front auxiliary start-up (SP pin) enables operation down to 13 V - critical for brownout resilience on long cables. |
Use Scenario: Industrial IoT gateways combining PoE, USB, and cellular connectivity in compact enclosures. IC Role / Device Role / Timing Role: Dual gate drivers (GAT1/GAT2) support active-clamp forward converter for high-current 5 V/3.3 V rails. Use Value: 80% max duty cycle with internal slope compensation ensures stable current-mode control under wide input/output variations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE-PD interface and PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT4275A | Standalone IEEE 802.3at PD interface only; requires external PWM controller (e.g., LT3748) for DC-DC stage. | Lacks integrated SMPS controller - increases BOM and layout complexity for complete PoE-PD solution. | Choose when discrete control tuning or multi-rail sequencing is required beyond PM8803's integrated capabilities. |
| NCP1095 | IEEE 802.3af-only (PoE, not PoE+); no T2P flag; lower 600 mA DC current limit; no GAT2 driver. | Supports only up to 15.4 W (Class 3); unsuitable for 25.5 W Type 2 applications like WiMAX CPEs. | Choose only for legacy 802.3af systems where cost is prioritized over power scalability and feature set. |
Compared with LT4275A and NCP1095, the PM8803 uniquely integrates both IEEE 802.3at PD interface and dual-gate PWM controller in one HTSSOP20 package - reducing board area by ~35%, eliminating inter-IC timing skew, and enabling single-chip PoE+ designs up to 30 W.
Availability
PM8803 is available at Aetrix Electronics and suitable for VoIP phones, WLAN access points, security cameras, and PoE+ powered appliances requiring stable component supply across industrial temperature ranges (−40 °C to +85 °C ambient).
Supply support for PM8803 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, with design centers and manufacturing facilities across Europe, Asia, and the Americas.
The PM8803 belongs to ST's Power Over Ethernet product line, engineered specifically to simplify high-efficiency, standards-compliant powered device designs for enterprise and industrial networking equipment.
FAQ
What is the function of the T2P pin on the PM8803?
The T2P pin is an open-drain active-low indicator that asserts when the PM8803 successfully completes IEEE 802.3at two-event classification with a compatible PSE. It connects to a microcontroller GPIO or status LED to confirm PoE+ readiness before enabling downstream loads. Its 75 Ω pull-down resistance ensures reliable logic-level signaling without external components.
How does the PM8803 handle power source priority between PoE and auxiliary inputs?
The PM8803 uses SA (rear auxiliary) and SP (front auxiliary) pins to configure priority: pulling SA high gives wall adapter precedence over PoE, while SP enables low-voltage auxiliary start-up below 35 V. Internal diode-OR logic ensures automatic, glitch-free switchover without software involvement - validated in Figure 15 of the datasheet.
Can the PM8803 support synchronous rectification in flyback topologies?
Yes - the GAT2 driver provides precisely timed, 1 A peak sink-source output optimized for synchronous rectifier MOSFETs. Combined with programmable DT delay and 60 ns leading-edge blanking on CS, it enables zero-voltage switching and >92% efficiency in synchronous flyback configurations, as shown in Figure 2 of the datasheet.
What is the maximum DC current limit achievable with the DCCL pin?
The DCCL pin supports a programmable DC current limit from 140 mA to 1 A using an external resistor (RDCCL = 30 kΩ to 150 kΩ). At 1 A, the PM8803 exceeds IEEE 802.3at's 600 mA limit, enabling custom high-power PD designs - verified by Table 5's ±15% tolerance and 1000 mA max specification.
PM8803 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 25.5 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3at (PoE+), 802.3af (PoE)
- Voltage - Supply:
- -
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
PM8803 FAQ
1.How can I place an order for PM8803 through Aetrix?
Please submit a Request for Quotation (RFQ) for PM8803 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PM8803 reliable?
The price and inventory of PM8803 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PM8803 is usually 5 days.
3.What payment methods are accepted for PM8803?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PM8803 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PM8803?
PM8803 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PM8803 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PM8803?
For technical support, including PM8803 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PM8803 requirements.
6.How does Aetrix verify that PM8803 is sourced from the original manufacturer or authorized distributors?
All PM8803 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PM8803 meets industry standards.
7.What is the process for return or replacement of PM8803?
All PM8803 units undergo pre-shipment inspection (PSI). If there is an issue with PM8803, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PM8803 part is unused and in its original packaging.
Return procedure for PM8803:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PM8803 Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
